
AD-A100 577 UNCLASSIFIED	AFSC STAND	AL SYSTEMS D ARDIZATION C C GANGH, S E 5050-VOL-2	ONFERENCE	1553,	1589,	1750,	1760, A	F/G 1 DA, N	έτο (υ)
1 of 5 Moc 5 77	2								
	· 5				\longrightarrow				
					İ				
					ļ				
					ļ				



MOTTER

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication,

ERWIN C. GANGL

Technical Advisor

Information Engineering Division

RONALD LONGBRAKE

Technical Director (Actg)

Directorate of Avionics Engineering

ROBERT P. LAVOIE, Colonel, USAF Director, Avionics Engineering

Deputy for Engineering

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization, please notify ASD/ENAI, W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

AIR FORCE/86780/17 April 1981 — 300

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PA		R ⁴ AD INSTRUCTIONS BEFORE COMPLETING FORM
ľ	1	3. RECIPIENT'S CATALOG NUMBER
ASD-TR-80-5050	D-A1005	<u>'' /</u>
4. TITLE (and Subtrile)		5 TYPE OF REPORT & PERIOD COVERED Vol II of II
Proceedings - Standards of the Avion Standardization Converence	ics	18-20 November 1980
Standardization Converence		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s)		8. CONTRACT OR GRANT NUMBER(s)
Editors: Erwin C. Gangl		
Stephen E. Smith		
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Hq ASD/ENAI		
Wright-Patterson AFB, Ohio 45433		
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
Hq ASD/ENA		18-20 November 1980
Wright-Patterson AFB, Ohio 45433		13. NUMBER OF PAGES
14 MONITORING AGENCY NAME & ADDRESS(If different fro	om Controlling Office)	477 15. SECURITY CLASS. (of this report)
	-	
Same as above.		UNCLASSIFIED
		15a DECLASSIFICATION DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
Approved for public release; distribu	ition unlimited	•
17 DISTRIBUTION STATEMENT (of the abstract entered in E	Block 20, if different from	m Report)
N/A		
18 SUPPLEMENTARY NOTES		
N/A		ł
19. KEY WORDS (Continue on reverse side if necessary and ic	lentify by block number)	
Computer Instruction Set Architecture ware, Data Bus, MIL-STD-1589, MIL-STD	, Multiplexing -1750. MIL-STD	, Compilers, Support Soft-
Avionics, Systems Integration, Stores	Interface, St	andardization.
20. ABSTRACT (Continue on reverse side II necessary and Id-	entify by block number)	
This is a collection of UNCLASSIFIED	mil-standards	to be distributed at the
AFSC Avionics Standardization Confere		
Obio. The purpose of the conference	is to state AF	policy on standardization,
educate government and industry manag	ement, and pre	sent and demonstrate hard-
vare and software tools		Ì
		İ
		j

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

The state of the s

ASD-TR-80-5050 Vol II of II

PROCEEDINGS, STANDARDS

OF THE

AFSC STANDARDIZATION CONFERENCE

18-20 NOVEMBER 1980

Accession For

NTIS GRANI
DEIC TAB
Unannemed
Juntification

By
Distribution

Availability Codes
Avail and/or
Dist | Special

DAYTON CONVENTION CENTER
DAYTON, OHIO

RE: ASD-TR-80-5050, Vol. II Use title on front cover per Mrs. Marie Jankovich, ASD/ENIA

Approved for public release; distribution unlimited.

Sponsored by: AIR FORCE SYSTEMS COMMAND

Hosted by: AERONAUTICAL SYSTEMS DIVISION

Organized by: DIRECTORATE OF AVIONICS ENGINEERING (ASD/ENA)

AERONAUTICAL SYSTEMS DIVISION AIR FORCE SYSTEMS COMMAND

WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

" WE SHOW

FOREWORD

Air Force Systems Command sponsored two MIL-STD-1553 Multiplex Data Bus Conferences, one in 1976 and one in 1978. In the past two years, MIL-STD-1750 and MIL-STD-1589 have matured to the point of justifying another conference. For the next three days we will provide an update of MIL-STD-1553B, 1750A, 1589B, and also the status of the new MIL-STD-1760, and the progress of the Ada programming language. Significant interest in MIL-STD-1553B systems applications, LSI developments and test equipment, as well as the publication of MIL-STD-1750A and 1589B have prompted this Avionics Standardization Conference. Brig Gen Jacobs, Deputy Chief of Staff, Plans and Programs, requested this conference, being hosted by the Aeronautical Systems Division, Lt Gen Skantze, Commander.

The purpose of the conference is to present Air Force standardization policy and the status of the military standards, to exchange data on lessons learned from system applications, and to present new hardware/software developments in support of these standards.

This is the STANDARDS Volume, Volume II of the Standardization Conference. Volume I will contain the proceedings and papers given during the conference, which will be sent to attendees at a later date.

Many thanks to Captain David Herrelko (AFSC/XR) and Major Al Kopp (AFSC/XRF) for their headquarter's assistance in organizing this conference; also to the ASD/ENA staff who assisted in organizing the technical program, proceedings and exhibits, Mr. Stephen Smith and Mr. Erwin Gangl. Special thanks to Mr. Joseph Militello (University of Dayton Research Institute) who did an outstanding job in organizing the conference facilities, hotel accommodations and food service.

Thanks also to the moderators and all the speakers who responsed with outstanding presentations and papers in a timely manner despite such short notice. And, finally to the secretaries, Mrs. Marie Jankovich, Mrs. Kathy Hayes, and Mrs. Sharleen Thompson for their expert administrative help in handling the conference correspondence and registration.

ROBERT P. LAVOIE, Colonel, USAF

Director, Avionics Engineering

Deputy for Engineering

XR.

DEPARTMENT OF THE AIR FORCE HEADQUARTERS AIR FORCE SYSTEMS COMMAND ANDREWS ATH FORCE BABE, DC 20134

2 9 APR 1980



MIL-STD-1750(USAF) Instruction Set Architecture Conference

ASD/CV

- 1. We are impressed with your significant technological progress in developing and implementing our Airborne Computer Instruction Set Architecture, MIL-STD-1750(USAF). The teamwork of ASD/AX, ASD/EN and the AFWAL/AA has been a key factor in this successful effort. The enthusiastic industry-wide response to this standardization initiative attests to the soundness of the approach. With over a dozen contractors implementing the 1750 architecture, and with the strong interest being shown by systems houses and airframe manufacturers, the time seems right for a conference devoted to MIL-STD-1750.
- 2. We request you host such a conference, in conjunction with the Fall meetings of the MIL-STD-1750 Users Group and the MIL-STD-1750 Control Board, which we understand will be held at Wright-Patterson Air Force Base. This seems an excellent time to demonstrate actual working hardware, to exchange information through presentations and a published proceedings of the conference, and to show our EN's SEAFAC facility, which has a central role in MIL-STD-1750 verification.
- 3. The AFSC project officer for this effort, Captain David A. Herrelko (AFSC/XRF), AUTOVON 858-5731, is prepared to provide you with any assistance you might need in arranging this conference.

FOR THE COMMANDER

Cy to: ASD/AX ASD/LN

AFMAL/AA

ATSC/DL

. Jan. Gen, USAF ; and Programs

– iv –

DEPARTMENT OF THE AIR FORCE. HEADQUARTERS AERONAUTICAL SYSTEMS DIVISION (AFSC) WRIGHT-PATTERSON AIR FORCE BASE ONIO 45433




ATTH OF: EN

C. Press

SUBJECT: AFSC Standardization Conference

10: AFSC/XR

- 1. Reference your letter of 29 April 1980, Subject: MIL-STD-1750(USAF) Instruction Set Architecture Conference. ASD/EN took on the task to support the MIL-STD-1750 conference. We had originally planned to schedule this conference for mid-September. For a variety of reasons, we elected to expand the scope of this conference to cover all current AFSC standardization initiatives and issues. We have discussed this with ASD/AX and ASD/XR and have jointly agreed to separate the 1750 Technical Users' Group meeting from the broader aspects of the conference. We have tentatively rescheduled it for the period of 18 through 20 November and plan to include MIL-STDs-1750A, -1589, -1553B, and -1760.
- 2. We believe it would be more effective to target such a conference to SPO level managers and engineers and their counterparts in industry, in order to facilitate application of these standards to specific programs. We want to make it an educational rather than a technical symposium. This will afford us the opportunity to present our perception of the benefits we expect from incorporating the standards; present the status of key efforts supporting each of these; and present lessons learned to date where we have had some actual experience in applying them. We will also plan to address DOD standardization policy where it applies and will provide the opportunity for Headquarters personnel to make inputs addressing specific USAF and AFSC intentions. We also intend to provide our people some insight into foreign applications of our military standards.
- 3. I would appreciate your support of this conference and your concurrence that this approach will satisfy your original request. The Directorate of Avionics Engineering, ASD/ENA, will run the show for ASD. Our project officers are Mr. Erwin C. Gangl, ASD/ENAI, Autovon 785-4865 and Mr. Stephen Smith, ASD/ENAIB, Autovon 785-2248. They are prepared to provide your staff with any information they may need or wish to have relative to the details of the conference.



THE PARTMENT OF THE ARRESTS TO COME CARSON WHIGHT PATTERSON AIR CHIEFE PASE ONE 45431



Office of the Commander

17 October 1980

SUBJECT: AFSC Avionics Standardization Conference, 18 - 20 November 1980

TO: CONFERENCE ATTENDLES

- 1. The Aeronautical Systems Division is organizing and hosting a conference on Avionics Standardization at the Dayton Convention Center, 18 20 November 1980. This conference will address Air Force Avionics Standardization Policy, the status of MIL-STD-1553 (Multiplexed Data Bus), MIL-STD-1750 (Computer Instruction Set Architecture), MIL-STD-1589 (J73 Higher Order Language), MIL-STD-1760 (Aircraft to Stores Electrical Interface), and the progress of the new international Higher Order Language, Ada.
- 2. We have targeted this conference to managers and engineers in the Systems Program Offices and acrospace industry to facilitate the application of these standards to Air Force programs. Persent you encourage attendance of your key personnel to increase their understanding and appreciation of the benefits to be gained from applying these standards.
- 3. We plan to make it an educational rather than technical symposium. This will afford us the opportunity to present our percention of the benefits we expect from incorporating the standards, present the status of key efforts supporting each of these, and present lessons learned to date where we have had some actual experience in applying them. We will also plan to address DOD standardization policy where it applies, and will provide the opportunity for Headquarter's personnel to make inputs addressing specific USAF and AFSC intentions. In addition, we will provide attendeds some insight into foreign acceptance and system applications of these military standards.
- 4. A minimal subsistence fee of \$3.00 per person will be charged to maximize attendance. Repistration will be at the door and assentees will receive a complimentary copy of the proceedings.

TAN WAR STAINITE STAIN CONTRA, USAF

Januar A. Aborto

Command it

l Atch Conference Agenda

PROCEEDINGS

STANDARDIZATION CONFERENCE

18-20 NOVEMBER 1980

DAYION, OHIO

	Page
MIL-STD-1553B, 21 Sept 78, Aircraft Internal Time Division Command/Response Multiplex Data Bus	1
MIL-STD-1589B, 6 June 80, JOVIAL (J73)	45
MIL-STD-1750A, 2 July 80, Sixteen-Bit Computer Instruction Set Architecture	223
MIL-STD-1760 (DRAFT), May 80, Standard Store Interface, Aircraft/Stores Electrical Interface Definition	381
Ada Programming Language	471

MIL-STD-1553B 21 September 1978 SUPERSEDING MIL-STD-1553A 30 April 1975

MILITARY STANDARD

AIRCRAFT INTERNAL TIME DIVISION

COMMAND/RESPONSE MULTIPLEX DATA BUS



MIL-SID-15538 21 September 1978

TEPARIMENT OF DEFENSE washington D.C. 20360

Aircraft Internal Time Division Command/Response Multiplex Data Bus

MIL-STU-1553B

- 1. This Military Standard is approved for use by all Department and Agencies of the Department of Defense.
- 2. beneficial comments (recommendations, sadditions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Aeronautical Systems Division, Attn: ENAI, Wright-Patterson Air Force base 45433, by using the self addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

MIL-STD-1553B 21 September 1978

FOREWORL

This standard contains requirements for aircraft internal time division command, response multiplex data bus techniques which will be utilized in systems integration of aircraft subsystems. Even with the use of this standard, subtle differences will exist between multiplex data buses used on different aircraft due to particular aircraft mission requirements and the designer options allowed in this standard. The system designer must recognize this fact and design the multiplex bus controller hardware and software to accommodate such differences. These designer selected options must exist, so as to allow the necessary flexibility in the design of specific multiplex systems in order to provide for the control mechanism, architecture releadancy, degradation concept and traffic patterns peculiar to the specific aircraft mission requirements.

mIL-STD-1553b 21 September 1978

CONTENTS

Paragraph		Page
1.	SCOPE	1
1.1	Scope	1
1.2	Application	1
2.	REFERENCED DOCUMENTS	1
3.	Issue of Document DEFINITIONS	1
	DEL LUTITON2)
3.1	Bit	1
3.2 3.3	Bit Rate	1
3.4	Pulse Code Modulation (PCM)	1
3.5	Time Division Multiplexing (TDM) Half Duplex	1
3.6	Word	1
3.7	Message	
3.8	Subsystem	3
3.9	Data Bus	3
3.10	Terminal	ă
3.11	Bus Controller	ž
3.12	Bus Monitor	3
3.13	Remote Terminal (RT)	3
3.14	Asynchronous Operation	3
3.15	Dynamic Bus Control	3
3.16	Command/Response	3
3.17 3.18	Redundant Data Bus	3
3.19	Broadcast	3 3 3 3 3 3 3 3 3 3 3 3 3 3
3.19	Mode Code	3
4.	GENERAL REQUIREMENTS	4
4.1	Test and Operating Requirements	4
4.2	Data Bus Operation	4
4.3	Characteristics	4
4.3.1	Data Form	4
4.3.2 4.3.3	Bit Priority Transmission Method	4
4.3.3.1	Modulation	74 14
4.3.3.2	Data Code	4
4.3.3.3	Transmission Bit Rate	4
4.3.3.4	word Size	4
4.3.3.5	Word Formats	4
4.3.3.5.1	Command Word	8
4.3.3.5.1.1	Sync	8
4.3.3.5.1.2	Remote Terminal Address	8
4.3.3.5.1.3	Transmit/Receive	8
4.3.3.5.1.4	Subaddress/Mode	8
4.3.3.5.1.5	Data word Count/Mode Code	8
4.3.3.5.1.6	Parity	ક
4.3.3.5.1.7	Optional Mode Control	8
4.3.3.5.1.7.1	Dynamic bus Control	9

CONTENTS (Contid)

Paragraph	P	age
4.3.3.5.1.7.2	Synchronize (Without Data Word)	9
4.3.3.5.1.7.3	Transmit Status Word	9
4.3.3.5.1.7.4	Initiate Self Test	9
4.3.3.5.1.7.5	Transmitter Shutdown	9
4.3.3.5.1.7.6	Override Transmitter Shutdown	9
4.3.3.5.1.7.7	Inhibit T/F Bit	9
4.3.3.5.1.7.8	Override Inhibit T/F Bit	9
4.3.3.5.1.7.9	Reset Remote Terminal	9
4.3.3.5.1.7.10	Reserved Mode Codes (01001 to 01111)	9
4.3.3.5.1.7.11	Transmit Vector Word	11
4.3.3.5.1.7.12	Synchronize (With Data Word)	11
4.3.3.5.1.7.13	Transmit Last Command Word	11
4.3.3.5.1.7.14	Transmit Built-In-Test (BIT) Word	11
4.3.3.5.1.7.15	Selected Transmitter Shutdown	11
4.3.3.5.1.7.16	Override Selected Transmitter Shutdown	11
4.3.3.5.1.7.17	Reserved mode Codes (10110 to 11111)	11
4.3.3.5.2	Data Word	11
4.3.3.5.2.1	Sync	11
4.3.3.5.2.2	Data	12
4.3.3.5.2.3	Parity	12
4.3.3.5.3	Status Word	12
4.3.3.5.3.1	Sync	12
4.3.3.5.3.2	RT Address	12
4.3.3.5.3.3	Message Error Bit	12
4.3.3.5.3.4	Instrumentation Bit	12
4.3.3.5.3.5	Service Request Bit	12
4.3.3.5.3.6	Reserved Status Bits	12
4.3.3.5.3.7	Broadcast Command Received Bit	13
4.3.3.5.3.8	Busy Bit	13
4.3.3.5.3.9	Subsystem Flag Bit	13
4.3.3.5.3.10 4.3.3.5.3.11	Dynamic Bus Control Acceptance Bit	13
4.3.3.5.3.12	Terminal Flag Bit	13
4.3.3.5.4	Parity Bit Status Word Reset	13
4.3.3.6	Message Formats	13 13
4.3.3.6.1	Bus controller to Remote Terminal Transfers	
4.3.3.6.2	Remote Terminal to Bus Controller Transfers	
4.3.3.6.3	Remote Terminal to Remote Terminal	14
4.,.,,	Transfers	17
4.3.3.6.4	Mode Command Without Data Word	14
4.3.3.6.5	Mode Command With Data Word (Transmit)	14
4.3.3.6.6	Mode Command With Data word (Receive)	14
4.3.3.6.7	Optional Broadcast Command	14
4.3.3.6.7.1	Bus controller to kempte Terminal(s)	14
	Transfer (Broadcast)	
4.3.3.6.7.2	Remote Terminal to Remote Terminal(s) Transfer (Broadcast)	17
4.3.3.6.7.3	Mode Command Without Data Word (Broadcast)	17
4.3.3.6.7.4	Mode Command With Data Word (Broadcast)	17
4.3.3.7	Intermessage Gap	17
4.3 3.8	Response Time	17

MIL-STD-1553E 21 September 1978

Contid)

rarakraph		Page
4.3.3.9	Minimum No-Response lime-Out	17
4.4	Terminal Operation	17
4.4.1	Common Operation	17
4.4.1.1	Word Validation	21
4.4.1.2	Transmission Continuity	21
4.4.1.3	Terminal Fail-Safe	21
4.4.2	Bus Controller Operation	21
4.4.3	Remote Terminal	21
4.4.3.1	Operation	21
4.4.3.2	Superseding Valid Commands	21
4.4.3.3	Invalid Commands	21
4.4.3.4	Illegal Command	21
4.4.3.5	Valid Data Reception	22
4.4.3.6	Invalid Data Reception	22
4.4.4	Bus Monitor Operation	22
4.5	Hardware Characteristics	22
4.5.1	Data Bus Characteristics	22
4.5.1.1	Cable	22
4.5.1.2	Characteristics Impedance	22
4.5.1.3	Cable Attenuation	22
4.5.1.4	Cable Termination	22
4.5.1.5	Cable Stub Requirements	22
4.5.1.5.1	Transformer Coupled Stubs	23
4.5.1.5.1.1	Coupling Transformer	23
4.5.1.5.1.1.1	Transformer Input Impedance	23
4.5.1.5.1.1.2	Transformer waveform Integrity	23
4.5.1.5.1.1.3	Transformer Common Mode Rejection	23
4.5.1.5.1.2	Fault Isolation	23
4.5.1.5.1.3	Cable Coupling	23
4.5.1.5.1.4	Stub Voltage Requirements	23
4.5.1.5.2	Direct Coupled Stubs	23
4.5.1.5.2.1	Fault Isolation	23
4.5.1.5.2.2	Cable Coupling	25
4.5.1.5.2.3	Stub Voltage Requirements	25
4.5.1.5.3	wiring and Cabling for LMC	25
4.5.2	Terminal Characteristics	25
4.5.2.1	Terminals with Transformer Coupled Stubs	25
4.5.2.1.1	Terminal Output Characteristics	25
4.5.2.1.1.1	Output Levels	25
4.5.2.1.1.2	Output Waveform	25
4.5.2.1.1.3	Output Noise	25
4.5.2.1.1.4	Output Symmetry	25
4.5.2.1.2	Terminal Input Characteristics	25
4.5.2.1.2.1	Input Waveform Compatibility	27
4.5.2.1.2.2	Common Mode Rejection	27
4.5.2.1.2.3	Input Impedance	27
4.5.2.1.2.4	Noise Rejection	27
4.5.2.2	Terminals With Direct Coupled Stubs	27
4.5.2.2.1	Terminal Output Characteristics	27
4.5.2.2.1.1	Output Levels	27
4.5.2.2.1.2	Output Waveform	29

MIL-STD-1553B 21 September 1978

CONTENTS (Cont'd)

Paragraph		Page
4.5.2.2.1.4 4.5.2.2.1.4 4.5.2.2.2 4.5.2.2.2.1 4.5.2.2.2.2 4.5.2.2.2.3 4.5.2.2.2.4 4.6 4.6.1 4.6.2 4.6.3.1 4.6.3.2	Output Noise Output Symmetry Terminal Input Characteristics Input waveform Compatibility Common Mode Rejection Input Impedance Noise Rejection Redundant Data Bus Kequirements Electrical Isolation Single Event Failures Dual Standby Redundant Data Bus Data Bus Activity Keset Data Bus Transmitter	29 29 29 29 29 29 30 30 30 30
5	DETAIL REQUIREMENTS	30

MIL-STD-1553B 21 September 1978

Paragraph		Page
	FIGURES	
1 2	Sample Multiplex Data Bus Architecture	2
2	Data Encoding	5 6
3	Word Formats	7
•	Command and Status Sync Data Sync	7
5	Information Transfer Formats	15
7	Broadcast Information Transfer Formats	16
8	Intermessage Gap and Response Time	18
9	Data Bus Interface Using Trans. Coupling	19
10	Data Bus Interface Using Direct Coupling	20
11	Coupling Transformer	24
12	Terminal I/O Characteristics for Transformer Coupled and Direct Coupled	24
	Stubs	
13	Output Waveform	26
	TABLES	
I	Assigned Mode Codes	10
II	Criteria for Acceptance or Rejection	28
	of a Terminal for the Noi se Rejection Test	
	AP PENDIX	
10	General	31
10.1	Redundancy	31
10.2	Bus Controller	31
10.3	Multiplex Selection Criteria	33
10.4	High Reliability Requirements	33
10.5	Stubbing	33
10.6	Use of Broadcast Option	34
	APPENDIX FIGURES	
10.1	Illustration of Possible Redundancy	32
10.2	Illustration of Possible Redundancy	32

WAR SHEET

1. SCOPE

- 1.1 <u>Scope</u>. This standard establishes requirements for digital, command/response, time division multiplexing (Data Bus) techniques on aircraft. It encompasses the data bus line and its interface electronics illustrated on figure 1, and also defines the concept of operation and information flow on the multiplex data bus and the electrical and functional formats to be employed.
- 1.2 <u>Application</u>. When invoked in a specification or statement of work, these requirements shall apply to the multiplex data bus and associated equipment which is developed either alone or as a portion of an aircraft weapon system or subsystem development. The contractor is responsible for invoking all the applicable requirements of this Military Standard on any and all subcontractors he may employ.

2. REFERENCED DOCUMENTS

2.1 <u>Issue of document</u>. The following document, of the issue in effect on date of invitation for bid or request for proposal, forms a part of the standard to the extent specified herein.

SPECIFICATION

MILITARY

MIL-E-6051 Electromagnetic Compatibility Requirements, Systems

(Copies of specifications, standards, drawings, and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

3. DEFINITIONS

- 3.1 <u>Bit</u>. Contraction of binary digit: may be either zero or one. In information theory a binary digit is equal to one binary decision or the designation of one of two possible values or states of anything used to store or convey information.
- 3.2 Bit rate. The number of bits transmitted per second.
- 3.3 <u>Pulse code modulation (PCM)</u>. The form of modulation in which the modulation signal is sampled, quantized, and coded so that each element of information consists of different types or numbers of pulses and spaces.
- 3.4 <u>Time division multiplexing (TDM)</u>. The transmission of information from several signal sources through one communication system with different signal samples staggered in time to form a composite pulse train.
- 3.5 <u>Half duplex</u>. Operation of a data transfer system in either direction over a single line, but not in both directions on that line simultaneously.
- 3.6 <u>Word</u>. In this document a word is a sequence of 16 bits plus sync and parity. There are three types of words: command, status and data.




FIGURE 1. Sample multiplex data bus architecture.

4.27.28.00

- 3.7 <u>Message</u>. A single message is the transmission of a command word, status word, and data words if they are specified. For the case of a remote terminal to remote terminal (RT to RT) transmission, the message shall include the two command words, the two status words, and data words.
- 3.8 <u>Subsystem</u>. The device or functional unit receiving data transfer service from the data bus.
- 3.9 <u>Data bus</u>. Whenever a data bus or bus is referred to in this document it shall imply all the hardware including twisted shielded pair cables, isolation resistors, transformers, etc., required to provide a single data path between the bus controller and all the associated remote terminals.
- 3.10 <u>Terminal</u>. The electronic module necessary to interface the data bus with the subsystem and the subsystem with the data bus. Terminals may exist as separate line replaceable units (LRU's) or be contained within the elements of the subsystem.
- 3.11 <u>Bus controller</u>. The terminal assigned the task of initiating information transfers on the data bus.
- 3.12 <u>Bus monitor</u>. The terminal assigned the task of receiving bus traffic and extracting selected information to be used at a later time.
- 3.13 Remote terminal (RT). All terminals not operating as the bus controller or as a bus monitor.
- 3.14 <u>Asynchronous operation</u>. For the purpose of this standard, asynchronous operation is the use of an independent clock source in each terminal for message transmission. Decoding is achieved in receiving terminals using clock information derived from the message.
- 3.15 <u>Dynamic bus control</u>. The operation of a data bus system in which designated terminals are offered control of the data bus.

A CONTRACT STATE

- 3.16 <u>Command/Response</u>. Operation of a data bus system such that remote terminals receive and transmit data only when commanded to do so by the bus controller.
- 3.17 Redundant data bus. The use of more than one data bus to provide more than one data path between the subsystems, i.e., dual redundant data bus, tri-redundant data bus, etc.
- 3.18 <u>Broadcast</u>. Operation of a data bus system such that information transmitted by the bus controller or a remote terminal is addressed to more than one of the remote terminals connected to the data bus.
- 3.19 <u>Mode code</u>. A means by which the bus controller can communicate with the multiplex bus related hardware, in order to assist in the management of information flow.

4. GENERAL REQUIREMENTS

- 4.1 <u>Test and operating requirements</u>. All requirements as specified herein shall be valid over the environmental conditions which the multiplex data bus system shall be required to operate.
- 4.2 <u>Data bus operation</u>. The multiplex data bus system in its most elemental configuration shall be as shown on figure 1. The multiplex data bus system shall function asynchronously in a command/response mode, and transmission shall occur in a half-duplex manner. Sole control of information transmission on the bus shall reside with the bus controller, which shall initiate all transmissions. The information flow on the data bus shall be comprised of messages which are, in turn, formed by three types of words (command, data, and status) as defined in 4.3.3.5.

4.3 Characteristics

- 4.3.1 <u>Data form</u>. Digital data may be transmitted in any desired form, provided that the chosen form shall be compatible with the message and word formats defined in this standard. Any unused bit positions in a word shall be transmitted as logic zeros.
- 4.3.2 <u>Bit priority</u>. The most significant bit shall be transmitted first with the less significant bits following in descending order of value in the data word. The number of bits required to define a quantity shall be consistent with the resolution or accuracy required. In the event that multiple precision quantities (information accuracy or resolution requiring more than 16 bits) are transmitted, the most significant bits shall be transmitted first, followed by the word(s) containing the lesser significant bits in numerical descending order. Bit packing of multiple quantities in a single data word is permitted.

4.3.3 Transmission method

- 4.3.3.1 $\underline{\text{Modulation}}$. The signal shall be transferred over the data bus in serial digital pulse code modulation form.
- 4.3.3.2 <u>Data code</u>. The data code shall be Manchester II bi-phase level. A logic one shall be transmitted as a bipolar coded signal 1/0 (i.e., a positive pulse followed by a negative pulse). A logic zero shall be a bipolar coded signal 0/1 (i.e., a negative pulse followed by a positive pulse). A transition through zero occurs at the midpoint of each bit time (see figure 2).
- 4.3.3.3 <u>Transmission bit rate</u>. The transmission bit rate on the bus shall be 1.0 megabit per second with a combined accuracy and long-term stability of ± 0.1 percent (i.e., ± 1000 Hertz (Hz)). The short-term stability (i.e., stability over 1.0 second interval) shall be at least 0.01 percent (i.e., ± 100 Hz).
- 4.3.3.4 <u>Word size</u>. The word size shall be 16 bits plus the sync waveform and the parity bit for a total of 20 bits times as shown on figure 3.
- 4.3.3.5 Word formats. The word formats shall be as shown on figure 3 for the command, data, and status words.






FIGURE 2. Data encoding.





FIRURE 4. Command and status sync.




FIGURE). Data sync.

- 4.3.3.5.1 <u>Command word</u>. A command word shall be comprised of a sync waveform, remote terminal address field, transmit/receive (T/R) bit, subaddress/mode field, word count/mode code field, and a parity (P) bit (see figure 3).
- 4.3.3.5.1.1 Sync. The command sync waveform shall be an invalid Manchester waveform as shown on figure 4. The width shall be three bit times, with the sync waveform being positive for the first one and one-half bit times, and then negative for the following one and one-half bit times. If the next bit following the sync waveform is a logic zero, then the last half of the sync waveform will have an apparent width of two clock periods due to the Manchester encoding.
- 4.3.3.5.1.2 Remote terminal address. The next five bits following the syno shall be the RT address. Each RT shall be assigned a unique address. Decimal address 31 (11111) shall not be assigned as a unique address. In addition to its unique address, a RT shall be assigned decimal address 31 (11111) as the common address, if the broadcast option is used.
- 4.3.3.5.1.3 <u>Transmit/receive</u>. The next bit following the remote terminal address shall be the T/R bit, which shall indicate the action required of the RT. A logic zero shall indicate the RT is to receive, and a logic one shall indicate the RT is to transmit.
- 4.3.3.5.1.4 <u>Subaddress/mode</u>. The next five bits following the R/T bit shall be utilized to indicate an RT subaddress or use of mode control, as is dictated by the individual terminal requirements. The subaddress/mode values of 00000 and 11111 are reserved for special purposes, as specified in 4.3.3.5.1.7, and shall not be utilized for any other function.
- 4.3.3.5.1.5 Data word count/mode code. The next five bits following the subaddress/mode field shall be the quantity of data words to be either sent out or received by the RT or the optional mode code as specified in 4.3.3.5.1.7. A maximum of 32 data words may be transmitted or received in any one message block. All 1's shall indicate a decimal count of 31, and all 0's shall indicate a decimal count of 32.
- 4.3.3.5.1.6 Parity. The last bit in the word shall be used for parity over the preceding 16 bits. Odd parity shall be utilized.
- 4.3.3.5.1.7 Optional mode control. For RT's exercising this option a subaddress/mode code of 00000 or 11111 shall imply that the contents of the data word count/mode code field are to be decoded as a five bit mode command. The mode code shall only be used to communicate with the multiplex bus related hardware, and to assist in the management of information flow, and not to extract data from or feed data to a functional subsystem. Codes 00000 through 01111 shall only be used for mode codes which do not require transfer of a data word. For these codes, the T/R bit shall be set to 1. Codes 10000 through 11111 shall only be used for mode codes which require transfer of a single data word. For these mode codes, the T/R bit shall indicate the direction of data word flow as specified in 4.3.3.5.1.3. No multiple data word transfer shall be implemented with any mode code. The mode codes are reserved for the specific functions as specified in table I and shall not be used for any other purpose. If the designer chooses to implement any of these functions, the specific

- codes, T/R bit assignments, and use of a data word, shall be used as indicated. The use of the broadcast command option shall only be applied to particular mode codes as specified in table I.
- 4.3.3.5.1.7.1 <u>Dynamic bus control</u>. The controller shall issue a transmit command to an RT capable of performing the bus control function. This RT shall respond with a status word as specified in 4.3.3.5.3. Control of the data bus passes from the offering bus controller to the accepting RT upon completion of the transmission of the status word by the RT. If the RT rejects control of the data bus, the offering bus controller retains control of the data bus.
- 4.3.3.5.1.7.2 Synchronize (without data word). This command shall cause the RT to synchronize (e.g., to reset the internal timer, to start a sequence, etc.). The RT shall transmit the status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.3 <u>Transmit status word</u>. This command shall cause the RT to transmit the status word associated with the last valid command word preceding this command. This mode command shall not alter the state of the status word.
- 4.3.3.5.1.7.4 <u>Initiate self test</u>. This command shall be used to initiate self test within the RT. The RT shall transmit the status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.5 <u>Transmitter shutdown</u>. This command (to only be used with dual redundant bus systems) shall cause the RT to disable the transmitter associated with the redundant bus. The RT shall not comply with a command to shut down a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word as specified in 4.3.3.5.3 after this command.
- 4.3.3.5.1.7.6 Override transmitter shutdown. This command (to only be used with dual redundant bus system) shall cause the RT to enable a transmitter which was previously disabled. The RT shall not comply with a command to enable a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word as specified in 4.3.3.5.3 after this command.
- 4.3.3.5.1.7.7 Inhibit terminal flag (T/F) bit. This command shall cause the RT to set the T/F bit in the status word specified in 4.3.3.5.3 to logic zero until otherwise commanded. The RT shall transmit the status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.8 <u>Override inhibit T/F bit</u>. This command shall cause the RT to override the inhibit T/F bit specified in 4.3.3.5.1.7.7. The RT shall transmit the status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.9 Reset remote terminal. This command shall be used to reset the RT to a power up initialized state. The RT shall first transmit its status word, and then reset.
- 4.3.3.5.1.7.10 Reserved mode codes (01001 to 01111). These mode codes are reserved for future use and shall not be used.

TABLE I. Assigned mode codes

T/R Bit	Mode Code	Function	Associated Data Word	Broadcast Command Allowed
1	00000	Dynamic Bus Control	No	No
1	00001	Synchronize	No	Ye s
1	00010	Transmit Status Word	No	No
1	00011	Initiate Self Test	No	Yes
1	00100	Transmitter Shutdown	No	Yes
1	00101	Override Transmitter Shutdown	No	Yes
1	00110	Inhibit Terminal Flag Bit	No	Yes
1	00111	Override Inhibit Terminal Flag b	it No	Yes
1	01000	Reset Remote Terminal	No	Ye s
1	01001	Reserved	No	TBD
	1		ļ	
1	01111	Re served	No	TBD
1	10000	Transmit Vector Word	Yes	No
0	10001	Synchronize	Yes	Yes
1	10010	Transmit Last Command	Yes	No
1	10011	Transmit BIT Word	Yes	No
0	10100	Selected Transmitter Shutdown	Yes	Ye s
0	10101	Override Selected Transmitter Shutdown	Yes	Yes
1 or 0	10110	Re served	Ye s	TBD
1 or 0	♥) 11111	Re serv ed	† Yes	♥ 1BD

NOTE: To be determined (TBD)

- 4.3.3.5.1.7.11 <u>Transmit vector word</u>. This command shall cause the RT to transmit a status word as specified in 4.3.3.5.3 and a data word containing service request information.
- 4.3.3.5.1.7.12 <u>Synchronize (with data word)</u>. The kT shall receive a command word followed by a data word as specified in 4.3.3.5.2. The data word shall contain synchronization information for the kT. After receiving the command and data word, the kT shall transmit the status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.13 <u>Transmit last command word</u>. This command shall cause the RT to transmit its status word as specified in 4.3.3.5.3 followed by a single data word which contains bits 4-19 of the last command word, excluding a transmit last command word mode code received by the RT. This mode command shall not alter the state of the RT's status word.
- 4.3.3.5.1.7.14 <u>Transmit built-in-test (BIT) word</u>. This command shall cause the RT to transmit its status word as specified in 4.3.3.5.3 followed by a single data word containing the RT BIT data. This function is intended to supplement the available bits in the status word when the RT hardware is sufficiently complex to warrant its use. The data word, containing the RT BIT data, shall not be altered by the reception of a transmit last command or a transmit status word mode code. This function shall not be used to convey BIT data from the associated subsystem(s).
- 4.3.3.5.1.7.15 <u>Selected transmitter shutdown</u>. This command shall cause the RT to disable the transmitter associated with a specified redundant data bus. The command is designed for use with systems employing more than two redundant buses. The transmitter that is to be disabled shall be identified in the data word following the command word in the format as specified in 4.3.3.5.2. The RT shall not comply with a command to shut down a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.16 <u>Override selected transmitter shutdown</u>. This command shall cause the RT to enable a transmitter which was previously disabled. The command is designed for use with systems employing more than two redundant buses. The transmitter that is to be enabled shall be identified in the data word following the command word in the format as specified in 4.3.3.5.2. The RT shall not comply with a command to enable a transmitter on the bus from which this command is received. In all cases, the RT shall respond with a status word as specified in 4.3.3.5.3.
- 4.3.3.5.1.7.17 <u>Reserved mode codes (10)10 to 11111)</u>. These mode codes are reserved for future use and shall not be used.
- 4.3.3.5.2 <u>Data word</u>. A data word shall be comprised of a sync waveform, data bits, and a parity bit (see figure 3).
- 4.3.5.5.2.1 <u>Sync</u>. The data sync waveform shall be an invalid Manchester waveform as shown on figure 5. The width shall be three bit times, with the waveform being negative for the first one and one-half bit times, and then positive for the following one and one-half bit times. Note that if the bits preceding and following the sync are logic ones, then the apparent width of the sync waveform will be increased to four bit times.

- MIL-STD-1553b 21 September 1978
- 4.3.3.5.2.2 <u>Data</u>. The sixteen bits following the sync shall be utilized for data transmission as specified in 4.3.2.
- 4.3.3.5.2.3 Parity. The last bit shall be utilized for parity as specified in 4.3.3.5.1.6.
- 4.3.3.5.3 Status word. A status word shall be comprised of a sync waveform, RT address, message error bit, instrumentation bit, service request bit, three reserved bits, broadcast command received bit, busy bit, subsystem flag bit, dynamic bus control acceptance bit, terminal flag bit, and a parity bit. For optional broadcast operation, transmission of the status word shall be suppressed as specified in 4.3.3.6.7.
- 4.3.3.5.3.1 Sync. The status sync waveform shall be as specified in 4.3.3.5.1.1.
- 4.3.3.5.3.2 <u>RT address</u>. The next five bits following the sync shall contain the address of the RT which is transmitting the status word as defined in 4.3.3.5.1.2.
- 4.3.3.5.3.3 <u>Message error bit</u>. The status word bit at bit time nine (see figure 3) shall be utilized to indicate that one or more of the data words associated with the preceding receive command word from the bus controller has failed to pass the RT's validity tests as specified in 4.4.1.1. This bit shall also be set under the conditions specified in 4.4.1.2, 4.4.3.4 and 4.4.3.6. A logic one shall indicate the presence of a message error, and a logic zero shall show its absence. All RT's shall implement the message error bit.
- 4.3.3.5.3.4 <u>Instrumentation bit</u>. The status word at bit time ten (see figure 3) shall be reserved for the instrumentation bit and shall always be a logic zero. This bit is intended to be used in conjunction with a logic one in bit time ten of the command word to distinguish between a command word and a status word. The use of the instrumentation bit is optional.
- 4.3.3.5.3.5 <u>Service request bit</u>. The status word bit at bit time eleven (see figure 3) shall be reserved for the service request bit. The use of this bit is optional. This bit when used, shall indicate the need for the bus controller to take specific predefined actions relative to either the RT or associated subsystem. Multiple subsystems, interfaced to a single RT, which individually require a service request signal shall logically OR their individual signals into the single status word bit. In the event this logical OR is performed, then the designer must make provisions in a separate data word to identify the specific requesting subsystem. The service request bit is intended to be used only to trigger data transfer operations which take place on an exception rather than periodic basis. A logic one shall indicate the presence of a service request, and a logic zero its absence. If this function is not implemented, the bit shall be set to zero.
- 4.3.3.5.3.6 Reserved status bits. The status word bits at bit times twelve through fourteen are reserved for future use and shall not be used. These bits shall be set to a logic zero.

- 4.3.3.5.3.7 <u>Broadcast command received bit.</u> The status word at bit time fifteen shall be set to a logic one to indicate that the preceding valid command word was a broadcast command and a logic zero shall show it was not a broadcast command. If the broadcast command option is not used, this bit shall be set to a logic zero.
- 4.3.3.5.3.8 <u>Busy bit</u>. The status word bit at bit time sixteen (see figure 3) shall be reserved for the busy bit. The use of this bit is optional. This bit, when used, shall indicate that the RT or subsystem is unable to move data to or from the subsystem in compliance with the bus controller's command. A logic one shall indicate the presence of a busy condition, and a logic zero its absence. In the event the busy bit is set in response to a transmit command, then the RT shall transmit its status word only. If this function is not implemented, the bit shall be set to logic zero.
- 4.3.3.5.3.9 Subsystem flag bit. The status word bit at bit time seventeen (see figure 3) shall be reserved for the subsystem flag bit. The use of this bit is optional. This bit, when used, shall flag a subsystem fault condition, and alert the bus controller to potentially invalid data. Multiple subsystems, interfaced to a single RT, which individually require a subsystem flag bit signal shall logically OR their individual signals into the single status word bit. In the event this logical OR is performed, then the designer must make provisions in a separate data word to identify the specific reporting subsystem. A logic one shall indicate the presence of the flag, and a logic zero its absence. If not used, this bit shall be set to logic zero.
- 4.3.3.5.3.10 Dynamic bus control acceptance bit. The status word bit at bit time eighteen (see figure 3) shall be reserved for the acceptance of dynamic bus control. This bit shall be used if the RT implements the optional dynamic bus control function. This bit, when used, shall indicate acceptance or rejection of a dynamic bus control offer as specified in 4.3.3.5.1.7.1. A logic one shall indicate acceptance of control, and a logic zero shall indicate rejection of control. If this function is not used, this bit shall be set to logic zero.
- 4.3.3.5.3.11 <u>Terminal flag bit</u>. The status word bit at bit time nineteen (see figure 3) shall be reserved for the terminal flag function. The use of this bit is optional. This bit, when used, shall flag a RT fault condition. A logic one shall indicate the presence of the flag, and a logic zero, its absence. If not used, this bit shall be set to logic zero.
- 4.3.3.5.3.12 Parity bit. The least significant bit in the status word shall be utilized for parity as specified in 4.3.3.5.1.6.
- 4.3.3.5.4 <u>Status word reset</u>. The status word bit, with the exception of the address, shall be set to logic zero after a valid command word is received by the RT with the exception as specified in 4.3.3.5.1.7. If the conditions which caused bits in the status word to be set (e.g., terminal flag) continue after the bits are reset to logic zero, then the affected status word bit shall be again set, and then transmitted on the bus as required.
- 4.3.3.6 Message formats. The messages transmitted on the data bus shall be in accordance with the formats on figure 6 and figure 7. The maximum and minimum response times shall be as stated in 4.3.3.7 and 4.3.3.8. No message formats, other than those defined herein, shall be used on the bus.

- 4.3.3.6.1 <u>Bus controller to remote terminal transfers</u>. The bus controller shall issue a receive command followed by the specified number of data words. The RT shall, after message validation, transmit a status word back to the controller. The command and data words shall be transmitted in a contiguous fashion with no interword gaps.
- 4.3.3.6.2 Remote terminal to bus controller transfers. The bus controller shall issue a transmit command to the RT. The RT shall, after command word validation, transmit a status word back to the bus controller, followed by the specified number of data words. The status and data words shall be transmitted in a contiguous fashion with no interword gaps.
- 4.3.3.6.3 Remote terminal to remote terminal transfers. The bus controller shall issue a receive command to RT A followed contiguously by a transmit command to RT B. RT B shall, after command validation, transmit a status word followed by the specified number of data words. The status and data words shall be transmitted in a contiguous fashion with no gap. At the conclusion of the data transmission by RT B, RT A shall transmit a status word within the specified time period.
- 4.3.3.6.4 <u>Mode command without data word</u>. The bus controller shall issue a transmit command to the RT using a mode code specified in table I. The RT shall, after command word validation, transmit a status word.
- 4.3.3.6.5 Mode command with data word (transmit). The bus controller shall issue a transmit command to the RT using a mode code specified in table I. The RT shall, after command word validation, transmit a status word followed by one data word. The status word and data word shall be transmitted in a contiguous fashion with no gap.
- 4.3.3.6.6 Mode command with data word (receive). The bus controller shall issue a receive command to the RT using a mode code specified in table I, followed by one data word. The command word and data word shall be transmitted in a contiguous fashion with no gap. The RT shall, after command and data word validation, transmit a status word back to the controller.
- 4.3.3.6.7 Optional broadcast command. See 10.6 for additional information on the use of the broadcast command.
- 4.3.3.6.7.1 Bus controller to remote terminal(s) transfer (broadcast). The bus controller shall issue a receive command word with 1111) in the RT address field followed by the specified number of data words. The command word and data words shall be transmitted in a contiguous fashion with no gap. The RT(s) with the broadcast option shall after message validation, set the broadcast command received bit in the status word as specified in 4.3.3.5.3.7 and shall not transmit the status word.

NOTE: # INTERMESSAGE GAP

	7 12	COMPLAND			M) 2
		*			
NEXT COMMAND WORD	NEXT COMMAND WORD	** STATUS WORD			
**	#	DATA			
STATUS	DATA	•			
*		DATA WORD	ra…:	NEXT COMMAND WORD	NEXT COMMAND WORD
DATA	DATA	DATA	NEXT COMMAND WORD	*	**
	DATA	STATUS	*	DATA	STATUS
DATA	STATUS	* *	STATUS	STATUS	*
DATA	*	TRANSMIT	*	*	DATA
RECEIVE	TRANSMIT	RECEIVE TE	MODE COMMAND	MODE COMMAND	MODE
CONTROLLER TO RT TRANSFER	RT TO CONTROLLER TRANSPER	RT TC RT TRANSFERS	MODE COMMAND WITHOUT DATA WORD	MODE COMMAND WITH DATA WORD (TRANSMIT)	MODE COMMAND WITH DATA WORD (RECEIVE)
			1	5	


FIGURE 6. Information transfer formats.

	NEXT COMMAND WORD		
	**		
NEXT COMMAND WORD	DATA		
*	DATA		
DATA WORD	S DATA WORD		ON.
•	STATUS		NEXT COMMAND WORD
DATA	*	NEXT COMMAND WORD	**
DATA	TRANSMIT	*	DATA
RECEIVE COMMAND	RECEIVE TRANSMIT	YODE	MODE
CONTROLLER TO RT(S) TRANSFER	RT TO RT(S) TRANSFERS	MODE COMMAND H WITHOUT DAISA 9 WORD	MODE COMMAND WITH DATA WORD

FIGURE 7. Broadcast information transfer formats.

NOTE: # INTERMESSAGE GAP ** RESPONSE TIME

- 4.3.3.6.7.2 Remote terminal to remote terminal(s) transfers (broadcast). The bus controller shall issue a receive command word with 11111 in the RT address field followed by a transmit command to RT A using the RT's address. RT A shall, after command word validation, transmit a status word followed by the specified number of data words. The status and data words shall be transmitted in a contiguous fashion with no gap. The RT(s) with the broadcast option, excluding RT A, shall after message validation, set the broadcast received bit in the status word as specified in 4.3.3.5.3.7 and shall not transmit the status word.
- 4.3.3.6.7.3 Mode command without data word (broadcast). The bus controller shall issue a transmit command word with 11111 in the RT address field, and a mode code specified in table I. The RT(s) with the broadcast option shall after command word validation, set the broadcast received bit in the status word as specified in 4.3.3.5.3.7 and shall not transmit the status word.
- 4.3.3.6.7.4 Mode command with data word (broadcast). The bus controller shall issue a receive command word with 1919 in the RT address field and a mode code specified in table I, followed by one data word. The command word and data word shall be transmitted in a contiguous fashion with no gap. The RT(s) with the broadcast option shall after message validation, set the broadcast received bit in the status word as specified in 4.3.3.5.3.7 and shall not transmit the status word.
- 4.3.3.7 <u>Intermessage gap</u>. The bus controller shall provide a minimum gap time of 4.0 microseconds (µs) between messages as shown on figure 6 and figure 7. This time period, shown as T on figure 8, is measured at point A of the bus controller as shown on figure 9 or figure 10. The time is measured from the mid-bit zero crossing of the last bit of the preceding message to mid-zero crossing of the next command word sync.
- 4.3.3.8 Response time. The RT shall respond, in accordance with 4.3.3.6, to a valid command word within the time period of 4.0 to 12.0 µs. This time period, shown as T on figure 8, is measured at point A of the RT as shown on figure 9 or figure 10. The time is measured from the mid bit zero crossing of the last word as specified in 4.3.3.6 and as shown on figure 6 and figure 7 to the mid-zero crossing of the status word sync.
- 4.3.3.9 <u>Minimum no-response time-out</u>. The minimum time that a terminal shall wait before considering that a response as specified in 4.3.3.8 has not occurred shall be 14.0 µs. The time is measured from the mid-bit zero crossing of the last bit of the last word to the mid-zero crossing of the expected status word sync at point A of the terminal as shown on figure 9 or figure 10.
- 4.4 Terminal operation.
- 4.4.1 <u>Common operation</u>. Terminals shall have common operating capabilities as specified in the following paragraphs.



Intermessage gap and response time. FIGURE 8.




FIGURE 9. Data bus interface using transformer coupling.




FIGURE 10. Data bus interface using direct coupling.

- 4.4.1.1 <u>Word validation</u>. The terminal shall insure that each word conforms to the following minimum criteria:
- a. The word begins with a valid sync field.
- b. The bits are in a valid Manchester Il code.
- c. The information field has 16 bits plus parity.
- d. The word parity is odd.

When a word fails to conform to the preceding criteria, the word shall be considered invalid.

- 4.4.1.2 <u>Transmission continuity</u>. The terminal shall verify that the message is contiguous as defined in 4.3.3.6. Improperly timed data syncs shall be considered a message error.
- 4.4.1.3 <u>Terminal fail-safe</u>. The terminal shall contain a hardware implemented time-out to preclude a signal transmission of greater than 800.0 µs. This hardware shall not preclude a correct transmission in response to a command. Reset of this time-out function shall be performed by the reception of a valid command on the bus on which the time-out has occurred.
- 4.4.2 <u>Bus controller operation</u>. A terminal operating as a bus controller shall be responsible for sending data bus commands, participating in data transfers, receiving status responses, and monitoring system status as defined in this standard. the bus controller function may be embodied as either a stand-alone terminal, whose sole function is to control the data bus(s), or contained within a subsystem. Only one terminal shall be in active control of a data bus at any one time.

4.4.3 Remote terminal.

- 4.4.3.1 <u>Operation</u>. A remote terminal (RT) shall operate in response to valid commands received from the bus controller. The RT shall accept a command word as valid when the command word meets the criteria of 4.4.1.1, and the command word contains a terminal address which matches the RT address or an address of 11111, if the RT has the broadcast option.
- 4.4.3.2 <u>Superseding valid commands</u>. The RT shall be capable of receiving a command word on the data bus after the minimum intermessage gap time as specified in 4.3.3.7 has been exceeded, when the RT is not in the time period T as specified in 4.3.3.8 prior to the transmission of a status word, and when it is not transmitting on that data bus. A second valid command word sent to an RT shall take precedence over the previous command. The RT shall respond to the second valid command as specified in 4.3.3.8.
- 4.4.3.3 <u>Invalid commands</u>. A remote terminal shall not respond to a command word which fails to meet the criteria specified in 4.4.3.1.
- 4.4.3.4 <u>Illegal command</u>. An illegal command is a valid command as specified in 4.4.3.1, where the bits in the subaddress/mode field, data word count/mode code field, and the T/R bit indicate a mode command, subaddress, or word count that has not been implemented in the HI. It is the responsibility of the bus controller to assure that no illegal commands are sent out. The RT designer has the option of monitoring for illegal commands. If an HT that is designed with this option detects an illegal command and the proper number of contiguous

MIL-STD-1553B 21 September 1978

valid data words as specified by the illegal command word, it shall respond with a status word only, setting the message error bit, and not use the information received.

- 4.4.3.5 <u>Yalid data reception</u>. The remote terminal shall respond with a status word when a valid command word and the proper number of contiguous valid data words are received, or a single valid word associated with a mode code is received. Each data word shall meet the criteria specified in 4.4.1.1.
- 4.4.3.6 <u>Invalid data reception</u>. Any data word(s) associated with a valid receive command that does not meet the criteria specified in 4.4.1.1 and 4.4.1.2 or an error in the data word count shall cause the remote terminal to set the message error bit in the status word to a logic one and suppress the transmission of the status word. If a message error has occurred, then the entire message shall be considered invalid.
- 4.4.4 <u>Bus monitor operation</u>. A terminal operating as a bus monitor shall receive bus traffic and extract selected information. While operating as a bus monitor, the terminal shall not respond to any message except one containing its own unique address if one is assigned. All information obtained while acting as a bus monitor shall be strictly used for off-line applications (e.g., flight test recording, maintenance recording or mission analysis) or to provide the back-up bus controller sufficient information to take over as the bus controller.
- 4.5 Hardware characteristics.
- 4.5.1 Data bus characteristics.
- 4.5.1.1 <u>Cable</u>. The cable used for the main bus and all stubs shall be a two conductor, twisted, shielded, jacketed cable. The wire-to-wire distributed capacitance shall not exceed 30.0 picofarads per foot. The cables shall be formed with not less than four twists per foot where a twist is defined as a 360 degree rotation of the wire pairs; and, the cable shield shall provide a minimum of 75.0 percent coverage.
- 4.5.1.2 Characteristic impedance. The nominal characteristic impedance of the cable (Z_0) shall be within the range of 70.0 ohms to 85.0 ohms at a sinusoidal frequency of 1.0 megahertz (MHz).
- 4.5.1.3 <u>Cable attenuation</u>. At the frequency of 4.5.1.2, the cable power loss shall not exceed 1.5 decibels (dB)/100 feet (ft).
- 4.5.1.4 <u>Cable termination</u>. The two ends of the cable shall be terminated with a resistance, equal to the selected cable nominal characteristic impedance (Z_0) $\stackrel{*}{=}$ 2.0 percent.
- 4.5.1.5 <u>Cable stub requirements</u>. The cable shall be coupled to the terminal as shown on figure 9 or figure 10. The use of long stubs is discouraged, and the length of a stub should be minimized. However, if installation requirements dictate, stub lengths exceeding those lengths specified in 4.5.1.5.1 and 4.5.1.5.2 are permissible.

- 4.5.1.5.1 Transformer <u>coupled stubs</u>. The length of a transformer coupled stub should not exceed 20 feet. If a transformer coupled stub is used, then the following shall apply.
- 4.5.1.5.1.1 <u>Coupling transformer</u>. A coupling transformer, as shown on figure 9, shall be required. This transformer shall have a turns ratio of 1:1.41 \pm 3.0 percent, with the higher turns on the isolation resistor side of the stub.
- 4.5.1.5.1.1.1 <u>Transformer input impedance</u>. The open circuit impedance as seen at point B on figure 11 shall be greater than 3000 ohms over the frequency range of 75.0 kilohertz (kHz) to 1.0 megahertz (MHz), when measured with a 1.0 V root-mean-square (RMS) sin wave.
- 4.5.1.5.1.1.2 <u>Transformer waveform integrity</u>. The droop of the transformer using the test configuration shown on figure 11 at point B, shall not exceed 20.0 percent. Overshoot and ringing as measured at point B shall be less that 1.0 V peak. For this test, R shall equal 360.0 ohms ± 5.0 percent and the input A of figure 11 shall be a 250.0 kHz square wave. 27.0 V peak-to-peak, with a rise and fall time no greater than 100 nanoseconds (ns).
- 4.5.1.5.1.1.3 <u>Transformer common mode rejection</u>. The coupling transformer shall have a common mode rejection ratio greater than 45.0 dB at 1.0 MHz.
- 4.5.1.5.1.2 <u>Fault isolation</u>. An isolation resistor shall be placed in series with each connection to the data bus cable. This resistor shall have a value of 0.75 $Z_{\rm O}$ ohms plus or minus 2.0 percent, where $Z_{\rm O}$ is the selected cable nominal characteristic impedance. The impedance placed across the data bus cable shall be no less than 1.5 $Z_{\rm O}$ ohms for any failure of the coupling transformer, cable stub, or terminal transmitter/receiver.
- 4.5.1.5.1.3 <u>Cable coupling</u>. All coupling transformers and isolation resistors, as specified in 4.5.1.5.1.1 and 4.5.1.5.1.2, shall have continuous shielding which will provide a minimum of 75 percent coverage. The isolation resistors and coupling transformers shall be placed at minimum possible distance from the junction of the stub to the main bus.
- 4.5.1.5.1 4 Stub voltage requirements. Every data bus shall be designed such that all stubs at point A of figure 9 shall have a peak-to-peak amplitude, line-to-line within the range of 1.0 and 14.0 V for a transmission by any terminal on the data bus. This shall include the maximum reduction of data bus signal amplitude in the event that one of the terminals has a fault which causes it to reflect a fault impedance specified in 4.5.1.5.1.2 on the data bus. This shall also include the worse case output voltage of the terminals as specified in 4.5.2.1.1.1 and 4.5.2.2.1.1.
- 4.5.1.5.2 <u>Direct coupled stubs</u>. The length of a direct coupled stub should not exceed 1 foot. Refer to 10.5 for comments concerning direct coupled stubs. If a direct coupled stub is used, then the following shall apply.
- 4.5.1.5.2.1 <u>Fault isolation</u>. An isolation resistor shall be placed in series with each connection to the data bus cable. This resistor shall have a value of 55.0 ohms plus or minus 2.0 percent. The isolation resistors shall be placed within the RT as shown on figure 10.




FIGURE 11. Coupling transformer.




FIGURE 12. Terminal I/O characteristics for transformer coupled and direct coupled stubs.

- 4.5.1.5.2.2 <u>Cable coupling</u>. All bus-stub junctions shall have continuous shielding which will provide a minimum of 75 percent coverage.
- 4.5.1.5.2.3 Stub voltage requirements. Every data bus shall be designed such that all stubs at point A of figure 10 shall have a peak-to-peak amplitude, line-to-line within the range of 1.4 and 20.0 V for a transmission by any terminal on the data bus. This shall include the maximum reduction of data bus signal amplitude in the event that one of the terminals has a fault which causes it to reflect a fault impedance of 110 ohms on the data bus. This shall also include the worst case output voltage of the terminals as specified in 4.5.2.1.1.1 and 4.5.2.2.1.1.
- 4.5.1.5.3 <u>Wiring and cabling for EMC</u>. For purposes of electromagnetic capability (EMC), the wiring and cabling provisions of MIL-E-6051 shall apply.
- 4.5.2 Terminal characteristics.
- 4.5.2.1 Terminals with transformer coupled stubs.
- 4.5.2.1.1 <u>Terminal output characteristics</u>. The following characteristics shall be measured with R_L , as shown on figure 12, equal to 70.0 ohms \pm 2.0 percent.
- 4.5.2.1.1.1 <u>Output levels</u>. The terminal output voltage levels shall be measured using the test configuration shown on figure 12. The terminal output voltage shall be within the range of 18.0 to 27.0 V, peak-to-peak, line-to-line, when measured at point A on figure 12.
- 4.5.2.1.1.2 Quiput waveform. The waveform, when measured at point A on figure 12 shall have zero crossing deviations which are equal to, or less than, 25.0 ns from the ideal crossing point, measured with respect to the previous zero crossing (i.e., $.5 \pm .025 \, \mu s$, $1.0 \pm .025 \, \mu s$, $1.5 \pm .025 \, \mu s$, and $2.0 \pm .025 \, \mu s$). The rise and fall time of this waveform shall be from 100.0 to 300.0 ns when measured from levels of 10 to 90 percent of full waveform peak-to-peak, line-to-line, voltage as shown on figure 13. Any distortion of the waveform including overshoot and ringing shall not exceed \pm 900.0 millivolts (mV) peak, line-to-line, as measured at point A, figure 12.
- 4.5.2.1.1.3 <u>Qutput noise</u>. Any noise transmitted when the terminal is receiving or has power removed, shall not exceed a value of 14.0 mV, kMS, line-to-line, as measured at point A, figure 12.
- 4.5.2.1.1.4 Quiput symmetry. From the time beginning 2.5 us after the mid-bit crossing of the parity bit of the last word transmitted by a terminal, the maximum voltage at point A of figure 12 shall be no greater than ± 250.0 mV peak, line-to-line. This shall be tested with the terminal transmitting the maximum number of words it is designed to transmit, up to 33. This test shall be run six times with each word in a contiguous block of words having the same bit pattern. The six word contents that shall be used are 8000₁₆, 7FFF₁₆, 0000₁₆, FFFF₁₆, 5555₁₆, and AAAA₁₆. The output of the terminal shall be as specified in 4.5.2.1.1.1 and 4.5.2.1.1.2.
- 4.5.2.1.2 <u>Terminal input characteristics</u>. The following characteristics shall be measured independently.




FIGURE 13. Output waveform.

- 4.5.2.1.2.1 Input waveform compatibility. The terminal shall be capable of receiving and operating with the incoming signals specified herein, and shall accept waveform varying from a square wave to a sine wave with a maximum zero crossing deviation from the ideal with respect to the previous zero crossing of $\frac{1}{2}$ 150 ns, (i.e., 2.0 $\frac{1}{2}$.15 µs, 1.5 $\frac{1}{2}$.15 µs, 1.0 $\frac{1}{2}$.15 µs, .5 $\frac{1}{2}$.15 µs). The terminal shall respond to an input signal whose peak-to-peak amplitude, line-to-line, is within the range of .86 to 14.0 V. The terminal shall not respond to an input signal whose peak-to-peak amplitude, line-to-line, is within the range of 0.0 to .20 V. The voltages are measured at point A on figure 9.
- 4.5.2.1.2.2 <u>Common mode rejections</u>. Any signals from direct current (DC) to 2.0 MHz, with amplitudes equal to or less than ± 10.0 V peak, line-to-ground, measured at point A on figure 9, shall not degrade the performance of the receiver.
- 4.5.2.1.2.3 <u>Input impedance</u>. The magnitude of the terminal input impedance, when the RT is not transmitting, or has power removed, shall be a minimum of 1000.0 ohms within the frequency range of 75.0 kHz to 1.0 MHz. This impedance is that measured line-to-line at point A on figure 9.
- 4.5.2.1.2.4 Noise rejection. The terminal shall exhibit a maximum word error rate of one part in 107, on all words received by the terminal, after validation checks as specified in 4.4, when operating in the presence of additive white Gaussian noise distributed over a bandwidth of 1.0 kHz to 4.0 MHz at an RMS amplitude of 140 mV. A word error shall include any fault which causes the message error bit to be set in the terminal's status word, or one which causes a terminal to not respond to a valid command. The word error rate shall be measured with a 2.1 V peak-to-peak, line-to-line, input to the terminal as measured at point A on figure 9. The noise tests shall be run continuously until, for a particular number of failures, the number of words received by the terminal, including both command and data words, exceeds the required number for acceptance of the terminal, or is less than the required number for rejection of the terminal, as specified in table II. All data words used in the tests shall contain random bit patterns. These bit patterns shall be unique for each data word in a message, and shall change randomly from message to message.
- 4.5.2.2 Terminals with direct coupled stubs.
- 4.5.2.2.1 Terminal output characteristics. The following characteristics shall be measured with $R_{\rm L}$, as shown on figure 12, equal to 35.0 ohms \pm 2.0 percent.
- 4.5.2.2.1.1 <u>output levels</u>. The terminal output voltage levels shall be measured using the test configuration shown on figure 12. The terminal output voltage shall be within the range of 6.0 to 9.0 V, peak-to-peak, line-to-line, when measured at point A on figure 12.

MIL-STD-1553B 21 September 1978

Table II. <u>Criteria for acceptance or rejection of a terminal for the noise rejection test</u>

TOTAL WORDS RECEIVED BY THE TERMINAL (in multiples of 107)

No. of	Reject	Accept
Errors	(Equal or less)	(Equal or more)
0	N/A	4,40
ĭ	N/A	5.21
2	N/A	6.02
3	N/A	6.83
4	N/A	7.64
5	N/A	8.45
6	.45	9.27
7	1.26	10.08
8	2.07	10.89
9	2.88	11.70
10	3.69	12.51
11	4.50	13.32
12	5.31	14.13
13	6.12	14.94
14	6.93	15. <i>7</i> 5
15	7.74	16.56
16	8.55	17.37
17	9.37	18.19
18	10.18	19.00
19	10.99	19.81
20	11.80	20.62
21	12.61	21.43
22	13.42	22.24
23	14.23	23.05
24	15.04	23.86
25	15.85	24.67
26	16.66	25.48
27	17.47	26.29
28	18.29	27.11
29	19.10	27.92
30	19.90	28.73
31	20.72	29.54
32	21.53	30.35
33	22.34	31.16
34	23.15	31.97
35	23.96	32.78
36 37	24.77	73.00
37	25.58	33.00
38	26.39	33.00
39	27.21	33.00
40	28.02	33.00
41	33.00	N/A

- 4.5.2.2.1.2 Output waveform. The waveform, when measured at point A on figure 12, shall have zero crossing deviations which are equal to, or less than, 25.0 ns from the ideal crossing point, measured with respect to the previous zero crossing (i.e., $.5 \pm .025 \, \mu s$, $1.0 \pm .025 \, \mu s$, $1.5 \pm .025 \, \mu s$ and $2.0 \pm .025 \, \mu s$). The rise and fall time of this waveform shall be from 100.0 to 300.0 ns when measured from levels of 10 to 90 percent of full waveform peak-to-peak, line-to-line, voltage as shown on figure 13. Any distortion of the waveform including overshoot and ringing shall not exceed \pm 300.0 nV peak, line-to-line, as measured at point A on figure 12.
- 4.5.2.2.1.3 <u>Qytput noise</u>. Any noise transmitted when the terminal is receiving or has power removed, shall not exceed a value of 5.0 mV, RMS, line-to-line, as measured at point A on figure 12.
- 4.5.2.2.1.4 Qutput symmetry. From the time beginning 2.5 us after the mid-bit crossing of the parity bit of the last word transmitted by a terminal, the maximum voltage at point A on figure 12, shall be no greater than \pm 90.0 mV peak, line-to-line. This shall be tested with the terminal transmitting the maximum number of words it is designed to transmit, up to 33. This test shall be run six times with each word in a contiguous block of words having the same bit pattern. The six word contents that shall be used are 8000_{16} , $7FFF_{16}$, 0000_{16} , $FFFF_{16}$, 5555_{16} , and AAAA16. The output of the terminal shall be as specified in 4.5.2.2.1.1 and 4.5.2.2.1.2.
- 4.5.2.2.2 <u>Terminal input characteristics</u>. The following characteristics shall be measured independently.
- 4.5.2.2.2.1 Input waveform compatibility. The terminal shall be capable of receiving and operating with the incoming signals specified herein, and shall accept waveform varying from a square wave to a sine wave with a maximum zero crossing deviation from the ideal with respect to the previous zero crossing of plus or minus 150 ns, (i.e., $2.0 \pm .15$ us $1.5 \pm .15$ us $1.0 \pm .15$ us $1.5 \pm .15$ us $1.0 \pm .15$ us $.5 \pm .15$ us). The terminal shall respond to an input signal whose peak-to-peak amplitude, line-to-line, is within the range of 1.2 to 20.0 V. The terminal shall not respond to an input signal whose peak-to-peak amplitude, line-to-line, is within the range of 0.0 to .28 V. The voltages are measured at point A on figure 10.
- 4.5.2.2.2.2 Common mode rejections. Any signals from DC to 2.0 MHz, with amplitudes equal to or less than ± 10.0 V peak, line-to-ground, measured at point A on figure 10, shall not degrade the performance of the receiver.
- 4.5.2.2.3 <u>Input impedance</u>. The magnitude of the terminal input impedance, when the RT is not transmitting, or has power removed, shall be a minimum of 2000.0 ohms within the frequency range of 75.0 kHz to 1.0 MHz. This impedance is that measured line-to-line at point A on figure 10.
- 4.5.2.2.2.4 Noise rejection. The terminal shall exhibit a maximum word error rate of one part in 107, on all words received by the terminal, after validation checks as specified in 4.4, when operating in the presence of additive white Gaussian noise distributed over a bandwidth of 1.0 kHz to 4.0 MHz at an RMS amplitude of 200 mV. A word error shall include any fault which causes the message error bit to be set in the terminal's status word, or one which causes a terminal to not respond to a valid command. The word error rate shall be measured with a 3.0 V peak-to-peak, line-to-line, input to the

MIL-STD-1553b 21 September 1978

terminal as measured at point A on figure 10. The noise tests shall be run continuously until, for a particular number of failures, the number of words received by the terminal, including both command and data words, exceeds the required number for acceptance of the terminal, or is less than the required number for rejection of the terminal, as specified in table II. All data words used in the tests shall contain random bit patterns. These bit patterns shall be unique for each data word in a message, and shall change randomly from message to message.

- 4.6 <u>Redundant data bus requirements</u>. If redundant data buses are used, the requirements as specified in the following shall apply to those data buses.
- 4.6.1 <u>Electrical isolation</u>. All terminals shall have a minimum of 45 dB isolation between data buses. Isolation here means the ratio in dB between the output voltage on the active data bus and the output voltage on the inactive data bus. This shall be measured using the test configuration specified in 4.5.2.1.1 or 4.5.2.2.1 for each data bus. Each data bus shall be alternately activated with all measurements being taken at point A on figure 12 for each data bus.
- 4.6.2 <u>Single event failures</u>. All data buses shall be routed to minimize the possibility that a single event failure to a data bus shall cause the loss of more than that particular data bus.
- 4.6.3 <u>Dual standby redundant data bus</u>. If a dual redundant data bus is used, then it shall be a dual standby redundant data bus as specified in the following paragraphs.
- 4.6.3.1 <u>Data bus activity</u>. Only one data bus can be active at any given time except as specified in 4.6.3.2.
- 4.6.3.2 Reset data bus transmitter. If while operating on a command, a terminal receives another valid command, from either data bus, it shall reset and respond to the new command on the data bus on which the new command is received. The terminal shall respond to the new command as specified in 4.3.3.8.
- DETAIL REQUIREMENTS (Not Applicable)

Custodians:

Army - EL

Navy - AS

Air Force - 11

Preparing Activity: Air Force - 11

Project MISC-0D03

APPENDIX

- 10. <u>General</u>. The following paragraphs in this appendix are presented in order to discuss certain aspects of the standard in a general sense. They are intended to provide a user of the standard more insight into the aspects discussed.
- 10.1 Redundancy. It is intended that this standard be used to support rather than to supplant the system design process. However, it has been found, through application experience in various aircraft, that the use of a dual standby redundancy technique is very desirable for use in integrating mission avionics. For this reason, this redundancy scheme is defined in 4.6 of this standard. None the less, the system designer should utilize this standard as the needs of a particular application dictate. The use of redundancy, the degree to which it is implemented, and the form which it takes must be determined on an individual application basis. Figures 10.1 and 10.2 illustrate some possible approaches to dual redundancy. These illustrations are not intended to be inclusive, but rather representative. It should be noted that analogous approaches exist for the triple and quad redundant cases.
- 10.2 Bus controller. The bus controller is a key part of the data bus system. The functions of the bus controller, in addition to the issuance of commands, must include the constant monitoring of the data bus and the traffic on the bus. It is envisioned that most of the routine minute details of bus monitoring (e.g., parity checking, terminal non-response time-out, etc.) will be embodied in hardware, while the algorithms for bus control and decision making will reside in software. It is also envisioned that, in general, the bus controller will be a general purpose airborne computer with a special input/output (I/O) to interface with the data bus. It is of extreme importance in bus controller design that the bus controller be readily able to accommodate terminals of differing protocol's and status word bits used. Equipment designed to MIL-STD-1553A will be in use for a considerable period of time; thus, bus controllers must be capable of adjusting to their differing needs. It is also important to remember that the bus controller will be the focal point for modification and growth within the multiplex system, and thus the software must be written in such a manner as to permit modification with relative ease.




FIGURE 10.1. Illustration of possible redundancy.




Figure 10.2

NOTE: RT - Remote Terminal

FIGURE 10.2. Illustration of possible redundancy.

- 10.3 Multiplex selection criteria. The selection of candidate signals for multiplexing is a function of the particular application involved, and criteria will in general vary from system to system. Obviously, those signals which have bandwidths of 400 Hz or less are prime candidates for inclusion on the bus. It is also obvious that video, audio, and high speed parallel digital signals should be excluded. The area of questionable application is usually between 400 Hz and 3KHz bandwidth. The transfer of these signals on the data bus will depend heavily upon the loading of the bus in a particular application. The decision must be based on projected future bus needs as well as the current loading. Another class of signals which in general are not suitable for multiplexing are those which can be typified by a low rate (over a mission) but possessing a high priority or urgency. Examples of such signals might be a nuclear event detector output or a missile launch alarm from a warning receiver. Such signals are usually better left hardwired, but they may be accommodated by the multiplex system if a direct connection to the bus controller's interrupt hardware is used to trigger a software action in response to the signal.
- 10.4 <u>High reliability requirements</u>. The use of simple parity for error detection within the multiplex bus system was dictated by a compromise between the need for reliable data transmission, system overhead, and remote terminal simplicity. Theoretical and empirical evidence indicates that an undetected bit error rate of 10⁻¹² can be expected from a practical multiplex system built to this standard. If a particular signal requires a bit error rate which is better than that provided by the parity checking, then it is incumbent upon the system designer to provide the reliability within the constraints of the standard or to not include this signal within the multiplex bus system. A possible approach in this case would be to have the signal source and sink provide appropriate error detection and correction encoding/decoding and employ extra data words to transfer the information. Another approach would be to partition the message, transmit a portion at a time, and then verify (by interrogation) the proper transfer of each segment.
- 10.5 Stubbing. Stubbing is the method wherein a separate line is connected between the primary data bus line and a terminal. The direct connection of a stub line causes a mismatch which appears on the waveforms. This mismatch can be reduced by filtering at the receiver and by using bi-phase modulation. Stubs are often employed not only as a convenience in bus layout but as a means of coupling a unit to the line in such a manner that a fault on the stub or terminal will not greatly affect the transmission line operation. In this case, a network is employed in the stub line to provide isolation from the fault. These networks are also used for stubs that are of such length that the mismatch and reflection degrades bus operation. The preferred method of stubbing is to use transformer coupled stubs, as defined in 4.5.1.5.1. This method provides the benefits of DC isolation, increased common mode protection, a doubling of effective stub impedance, and fault isolation for the entire stub and terminal. Direct coupled stubs, as defined in 4.5.1.5.2 of this standard, should be avoided if at all possible. Direct coupled stubs provide no DC isolation or common mode rejection for the terminal external to its subsystem. Further, any shorting fault between the subsystems internal isolation resistors (usually on a circuit board) and the main bus junction will cause failure of that entire bus. It can be expected that when the direct coupled stub length exceeds 1.6 feet, that it will begin to distort the main bus waveforms. Note that this length includes the cable runs internal to a given subsystem.

MIL-STU-1553b 21 September 1978

10.6 Use of broadcast option. The use of a broadcast message as defined in 4.3.3.6.7 of this standard represents a significant departure from the basic philosophy of this standard in that it is a message format which does not provide positive closed-loop control of bus traffic. The system designer is strongly encouraged to solve any design problems through the use of the three basic message formats without resorting to use of the broadcast. If system designers do choose to use the broadcast command, they should carefully consider the potential effects of a missed broadcast message, and the subsequent implications for fault or error recovery design in the remote terminals and bus controllers.

444 MA

			22 112 1
INSTRUCTIONS: The purpose of this form is to solution ment of suitable products at reasonable cost and min DoD contractors, government activities, or manufacture invited to submit comments to the government, preparing activity. Comments submitted on this for portion of the referenced document(s) or to amend commay he of use in improving this document. If there envelope addressed to preparing activity.	nimum delay, or will turers, vendors who a Fold on lines on revo m do not constitute o ontractual requiremen are additional papers	otherwise enhance us the prospective suppli- erse side, staple in c r imply authorization its. Attach any perti- tion and p	se of the document ers of the product omer, and send to to waive any nent data which
DOCUMENT IDENT FIER AND TITLE	15×3 E	3	
NAME OF ORGANIZATION AND ADDRESS	CONTRACT NUMBE	R	
	MATERIAL PROCUE	RED UNDER A	
	DIRECT GOVE	RNMENT CONTRACT	SUBCONTRACT
HAS ANY PART OF THE DOCUMENT CREATED PROF USE? A. GIVE PARAGRAPH NUMBER AND WORDING	BLEMS OR REQUIRED	INTERPRETATION (1)	PROCUREMENT
8 RECOMMENDATIONS FOR CORRECTING THE DE	FICIENCIES		
2. COMMENTS ON ANY DOCUMENT REQUIREMENT CON	SIDERED TOO RIGID		
3. IS THE DOCUMENT RESTRICTIVE?			
TYES NO (If "Yes", in what way?)			
4. REMARKS			
* REMARKS			,
SUBMITTED BY (Printed or typed name and address - Option	onal)	TELEPHONE NO.	
		DATE	

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

DD, FORM 1426

REPLACES EDITION OF 1 JAN 85 WHICH MAY BE USED

C16061

مستوريها الجرد الا **FOL D**

ASD/ELTESS
Wright-Patterson AFB, 0 45433
OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE \$300

POSTAGE AND FEES PAID DEPARTMENT OF THE AIR FORCE DoD-318



ASD/ENESS

Wright-Patterson AFB, Ohio 45433

FOLD

This document has been approved |
| for public release and sale: its|
| distribution is unlimited

MIL-STD-1589B (USAF)
06 June 1980
SUPERSEDING
MIL-STD-1589A (USAF)
15 March 1979

MILITARY STANDARD

JOVIAL (J73)

FSC IPSC

PREFACE

This document is the revised MIL-STD-1589B Draft (USAF) definition of the upgraded J73 JOVIAL programming language. The sections are organized in a top-down manner. The first section describes the interactions between the modules of the complete program so that in subsequent sections the structures of the language can be described (to the extent possible) without reference to their interaction with other structures.

Most sections are divided into separate parts entitled "Syntax," "Semantics," and "Constraints." The "Syntax" descriptions define the grammar of the language in a modified BNF notation. The "Semantics" discussions define the meaning of constructs that satisfy the Syntax and Constraints. The "Constraints" discussions enumerate non-syntactic requirements that must be met in order for the given constructs to be legal. The intent is that the Syntax, Semantics, and Constraints not be redundant with each other - e.g., the Semantics sections do not normally repeat something that should be obvious from the Syntax, neither do they repeat stipulations that are listed as Constraints.

Some of the designated Constraints apply at compile time, and others pertain to errors that are not detectable until the compiled program is executed. In order to conform to this standard, a J73 compiler must detect compile-time errors, but it is not required to generate code for run-time checks.

The Appendix provides a cross-reference index to constructs that appear in the Syntax. For each construct, the index gives the number of the section where that construct is defined and the numbers of the sections where that construct is used in a definition.

The following metalanguage conventions have been observed in this document:

1. Terminal symbols, i.e., those which actually appear in a program are written in upper case. For example:

BEGIN END STATIC

2. Non-terminal symbols, i.e., those which represent groups of terminal symbols are written in lower case and enclosed between < and >. If any non-terminal symbol is longer than one word, the words are separated by a hyphen. For example:

<compool-module>
<ordinary-table-body>

3. The following special symbols are used in the metalanguage.

::= means "is defined as." For example,

⟨a⟩ ::= ⟨b⟩ ⟨c⟩

where <a> is defined as the string followed by the string <c>. Definitions that do not fit on one line may extend to the next line or lines.

The | symbol indicates that what follows is an alternate choice of definition for the non-terminal to the left of the ::= symbol. For example,

<a>> ::= ⟨b⟩ | ⟨c⟩

where $\langle a \rangle$ is defined as either the string $\langle b \rangle$ or the string $\langle c \rangle$.

[] If a string may optionally be present, it is enclosed between [and]. For example,

<a> ::= [] <c>

where $\langle a \rangle$ is defined as either the string $\langle c \rangle$ or the string $\langle b \rangle$ followed by the string $\langle c \rangle$.

- 4. The following symbols have metalinguistic meaning when appended to a non-terminal:
 - ... One or more instances of the string represented by non-terminal
 - ,... One or more instances separated by a comma
 - :... One or more instances separated by a colon

For example:

- (a)... Represents a single (a) or any sequence of (a)'s
 (e.g., (a) or (a) (a) (a) (a) (a) etc.)
- [(a)...] Represents the null string or any sequence of (a)'s
- (a>,... Represents a single (a> or any length sequence of (a>'s separated by commas (e.g., (a> or (a>,(a> or

<a>,<a>,<a> etc.)

- 5. If a non-terminal appearing on the right side of the ::= is not defined in that same sub-section, the number of the sub-section where it is defined appears in parentheses in the right margin.
- 6. In a "Semantics" or "Constraints" section, non-terminal symbols are enclosed between < and > when the usage refers to constructs occurring in a "syntax" section or when the specific J73 meaning might be confused with generalized programming usage.

Throughout this document, the symbols used for the prime, the quotation mark, and a blank are as follows:

- 1. Prime
- 2. Quotation mark "
- 3. Blank space

TABLE OF CONTENTS

		Page
1.0	Global Concepts	1
1.1	The Complete Program Modules	1 1
	1.2.1 Compool Modules 1.2.2 Procedure Modules 1.2.3 Main Program Modules 1.2.4 Conditional Compilation	1 2 3 4
1.3	Scope of Names Implementation Parameters	4 5
2.0	Declarations	12
2.1	Data Declarations	13
	2.1.1 Item Declarations	14
	 2.1.1.1 Integer Type Descriptions 2.1.1.2 Floating Type Descriptions 2.1.1.3 Fixed Type Descriptions 2.1.1.4 Bit Type Descriptions 2.1.1.5 Character Type Descriptions 2.1.1.6 Status Type Descriptions 2.1.1.7 Pointer Type Descriptions 	15 16 18 20 21 21
	2.1.2 Table Declarations	24
	2.1.2.1 Table Dimension Lists 2.1.2.2 Table Structure 2.1.2.3 Ordinary Table Entries 2.1.2.4 Specified Table Entries	25 27 28 30
	2.1.3 Constant Declarations2.1.4 Block Declarations2.1.5 Allocation of Data Objects2.1.6 Initialization of Data Objects	33 34 35 36
2.2 2.3 2.4	Type Declarations Statement Name Declarations Define Declarations	38 41 41

	2.4.1 Define Calls	43
2.5	External Declarations	45
	2.5.1 DEF Specifications	45
	2.5.2 REF Specifications	47
2.6	Overlay Declarations	48
2.7		50
3.0	Procedures and Functions	51
3.1	Procedures	52
3.2	Functions	53
3.3	Parameters of Procedures and Functions	55
3.3 3.4	Inline Procedures and Functions	58
3.5	Machine-Specific Procedures and Functions	59
4.0	Statements	61
4.1	Assignment Statements	62
4.2	Loop Statements	63
4.3	IF Statements	66
4.4	CASE Statements	67
4.5	Procedure Call Statements	69
4.6	RETURN Statements	71
4.7	GOTO Statements	71
4.8	EXIT Statements	72
	STOP Statements	72
4.10		73
5.0	Formulas	74
5.1	Numeric Formulas	76
	5.1.1 Integer Formulas	76
	5.1.2 Floating Formulas	78
	5.1.3 Fixed Formulas	80
5.2	Bit Formulas	83
	5.2.1 Relational Expressions	85
	5.2.2 Boolean Formulas	87
5.3	Character Formulas	87
5.4	Status Formulas	88
5.5	Pointer Formulas	88

5.6	Table	90	
6.0	Data R	eferences	91
6.1	Variab	les	91
6.2	Named	Constants	96
6.3		on Calls	97
	6.3.1	LOC Function	98
	6.3.2	NEXT Function	99
	6.3.3	BIT Function	100
	6.3.4	BYTE Function	101
	6.3.5	Shift Functions	101
	6.3.6	ABS Function	102
	6.3.7	Sign Function	102
	6.3.8	Size Functions	103
	6.3.9		104
	6.3.10		105
	6.3.11	Status Inverse Functions	105
7.0	Type M	atching and Conversions	107
8.0	Basic	Elements	116
	01		117
8.1	Charac		116
8.2	Symbol	s	118
	8.2.1	Names	118
	8.2.2	Reserved Words	119
		Operators	120
	8.2.4	Separators	122
8.3	Litera	ls	123
	8.3.1	Numeric Literals	123
	8.3.2	Bit Literals	125
	8.3.3		128
	8.3.4	Character Literals	128
	8.3.5	Pointer Literals	128
8.4	Commen	te	129
8.5	Blanks		129
ر. ن	DIGHES		127
9.0	Direct	ives	130

9.2 Text Directives	132 132
	132
9.2.1 Copy Directives	
9.2.2 Skip, Begin, and End Directives	133
9.3 Linkage Directives	133
9.4 Trace Directives	134
9.5 Interference Directives	135
9.6 Reducible Directives	136
9.7 Listing Directives	137
9.7.1 Source-listing Directives	137
9.7.2 Define-listing Directives	137
9.8 Register Directives	138
9.9 Expression Evaluation Order Directives	139
9.10 Initialization Directives	139
9.11 Allocation Order Directives	140
APPENDIX ~ CROSS REFERENCE INDEX	142

1.0 GLOBAL CONCEPTS

1.1 THE COMPLETE PROGRAM

Syntax:

<pre><complete-program></complete-program></pre>	::=	<module></module>	
<module></module>	::=	<pre><compool-module></compool-module></pre>	(1.2.1)
	1	<pre><pre><pre>cedure-module></pre></pre></pre>	(1.2.2)
	1	<pre><main-program-module></main-program-module></pre>	(1.2.3)

Semantics:

A Complete-program> of the J73 language gives the complete
specification of a computational algorithm to be performed. A
Complete-program> consists of a group of one or more <modules> that are
compilable separately and which may be subsequently bound together for
execution as a unit. A <module> is the smallest entity in the language
that may be separately compiled.

A <complete-program> may contain zero or more <compool-modules> and zero or more procedure-modules>.

Constraint:

A <complete-program> must contain exactly one <main-program-module>.

Note:

The state of the s

A compiler may accept a file containing more than one <module>, but it is not required to do so. If it does accept such a file, it must process each <module> as though it had been submitted separately.

1.2 MODULES

1.2.1 COMPOOL MODULES

Syntax:

<pre><compool-module></compool-module></pre>	::=	START [<directive>]</directive>	(9.0)
		COMPOOL (compool-name);	
		[<compool-declaration>]</compool-declaration>	(2.0)
		[<directive>]</directive>	(9.0)
		TERM	

<compool-name>

::= <name>

(8.2.1)

(3.0)

Semantics:

(Compool-modules) provide a means of declaring data objects, types, and subroutines that are to be made external - i.e., that are potentially available to other (modules) in the (complete-program). Another (module) may access the names declared in a given (compool-module) by use of a (compool-directive) (see Section 9.1) that names the given compool or by use of external declarations (see Section 2.5).

A <compool-module> may contain <compool-directives> that name other <compool-modules>.

By appropriate use of <def-specifications> and <ref-specifications> within <compool-declarations>, a user can control whether physical allocation takes place within the <compool-module> itself or within the accessing <module> (see Section 2.5).

1.2.2 PROCEDURE MODULES

Syntax:

<pre>⟨procedure-module⟩</pre>	::=	START [<declaration>] [<non-nested-subroutine>] [<directive>] TERM</directive></non-nested-subroutine></declaration>	(2.0) (9.0)
<pre><non-nested-subroutine></non-nested-subroutine></pre>	::=	[<directive>]</directive>	(9.0)

Semantics:

1.2.3 MAIN PROGRAM MODULES

Syntax:

<pre><main-program-module></main-program-module></pre>	::=	START [<directive>] PROGRAM <pre> <pre>program-name> ;</pre></pre></directive>	(9.0)
		[<directive>] <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre></directive>	(9.0)
		<pre>{ con-nested-subroutine>} [directive>] TERM</pre>	(1.2.2) (9.0)
<pre><pre><pre>program-name></pre></pre></pre>	::=	<name></name>	(8.2.1)
<pre><pre><pre>ody></pre></pre></pre>	::=	<statement></statement>	(4.0)
	I	BEGIN [<declaration>] <statement> [<subroutine-definition>] [<directive>] [<label>] END</label></directive></subroutine-definition></statement></declaration>	(2.0) (4.0) (3.0) (9.0) (4.0)

Semantics:

The body of a <main-program-module> is executed at the start of a <complete-program>. When execution of the body is complete, execution of the <complete-program> is complete. Unless the <complete-program> consists of a single <main-program-module>, the <main-program-module> will contain one or more <compool-directives>, references to externally-declared data, and/or calls of DEF'd subroutines in other modules.

Constraints:

1.2.4 CONDITIONAL COMPILATION

Two methods are provided for conditionally suppressing generation of object code for portions of a JOVIAL module.

The !SKIP, !BEGIN, and !END directives (see Section 9.2.2) permit almost complete suppression of processing of suppressed source. The only processing done for suppressed source is to scan for the terminating !END directive. Therefore the suppressed source may contain errors and/or statements incompatible with other module source without affecting compilation.

The IF and CASE statements (see Sections 4.3 and 4.4) permit suppression of generation of object code. Source for this suppressed object code must be correct since it is subject to the same validity checks and processing of directives as other source code. Only code that is unconditionally unreachable is suppressed so this conditional compilation must produce the same results as if the code was generated. Segments of code which are unreachable due to values of <if-statement> (boolean-formulas) or <case-selector-formulas) which are <compile-time-formulas) and which do not contain <labels) are always suppressed. Implementations may choose to do a more complete analysis and also suppress other recognized unreachable code.

1.3 SCOPE OF NAMES

A name declared with a DEF or REF (see Section 2.5) is considered to be external; all other names are internal. An external <name> can be used in any module of the <complete-program>, except within a scope containing an internal name with the same spelling. An internal name can be used only within the subroutine, procedure-module>, or <main-program-module> within which that name is declared, but not within an enclosed scope containing a <name> with the same spelling.

The <name> of a subroutine belongs to the scope in which that subroutine is declared or defined.

For any given compilation, all names made available from referenced (compool-modules) (see Section 9.1), as well as the name of the (module) being compiled and all (compool-names), belong to the same scope, referred to as compool scope, which is considered to enclose the scope established by the (procedure-module), (main-program-module). or (compool-module) being compiled.

System-defined names (e.g., machine-specific subroutines, implementation parameters) belong to system scope, which encloses the compool scope. Such names may be redefined by the programmer.

These rules ensure that any two names with the same spelling but with distinct scopes are regarded as if they were different names.

Constraints:

No two names having the same scope may have the same spelling. (This constraint does not prevent two tables with different <table-names> to be declared in the same scope using the same <table-type-name>. See Sections 2.1.2 and 2.2.)

No two external names may have the same spelling.

1.4 IMPLEMENTATION PARAMETERS

Syntax:

<integer-machine-</pre>

parameter> ::= BITSINBYTE

| BITSINWORD

| LOCSITWORD

| BYTEPOS

(<compile-time-integer-formula>) (5.1.1)

BYTESINWORD

| BITSINPOINTER

INTPRECISION

| FLOATPRECISION

```
| FIXEDPRECISION
| FLOATRADIX
| IMPLFLOATPRECISION
  ( <precision> )
                                   (2.1.1.2)
| IMPLFIXEDPRECISION
                                    (2.1.1.3)
  ( <scale-specifier>
  (fraction-specifier )
                                   (2.1.1.3)
| IMPLINTSIZE
                                   (2.1.1.1)
  ( <integer-size> )
| MAXFLOATPRECISION
| MAXFIXEDPRECISION
| MAXINTSIZE
J MAXBYTES
| MAXBITS
| MAXINT ( <integer-size> )
                              (2.1.1.1)
| MININT ( <integer-size> )
                                   (2.1.1.1)
| MAXTABLESIZE
| MAXSTOP
| MINSTOP
| MAXSIGDIGITS
| MINSIZE (
  <compile-time-integer-formula> ) (5.1.1)
| MINFRACTION (
  <compile-time-floating-formula> ) (5.1.2)
| MINSCALE (
  <compile-time-floating-formula> ) (5.1.2)
| MINRELPRECISION (
  <compile-time-floating-formula ) (5.1.2)</pre>
```

<pre><floating-machine- parameter=""></floating-machine-></pre>	••=	TAO ET YAM	(<precision>)</precision>		(2.1.1.2)
parametery	• • -	HAAFLOAI	(Chrecisions)		(2.1.1.2)
	1	MINFLOAT	(<precision>)</precision>		(2.1.1.2)
	1	FLOATRELP	RECISION		
	•	(<precis< td=""><td></td><td></td><td>(2.1.1.2)</td></precis<>			(2.1.1.2)
	ŀ	FLOATUNDE (<preci< td=""><td>RFLOW sion>)</td><td></td><td>(2.1.1.2)</td></preci<>	RFLOW sion>)		(2.1.1.2)
<pre><fixed-machine- parameter=""></fixed-machine-></pre>	;;=		(<scale-specifier> -specifier>)</scale-specifier>	,	(2.1.1.3) (2.1.1.3)
	1		(<scale-specifier> -specifier>)</scale-specifier>		(2.1.1.3) (2.1.1.3)

Semantics:

The machine on which a J73 program runs contains an array of memory cells. These cells are grouped or partitioned into the following units for purposes of the language specification.

- 1. Bit The smallest unit of storage (can contain one of two values, which are represented by zero and one)
- 2. Byte A group of one or more consecutive bits that is capable of holding a single character of information
- 3. Word A memory partition of one or more consecutive bits that serves as the unit of allocation of data storage
- 4. Address Unit The machine dependent unit used to identify an address or location in memory

The number of bits per byte, word, and address varies from implementation to implementation, and these quantities affect the representation and behavior of data in the language. Machine parameters are constants that describe these implementation-dependent differences. The values of these constants must be specified as part of the implementation of a J73 compiler on any computer. These names can then be referenced by a user to access the values associated with that implementation.

values of the implementation parameters are as follows:

BITSINBYTE Number of bits in a byte

BITSINWORD Number of bits in a word

LOCSINWORD Number of locations (address units)

in a word

BYTEPOS(PP) A permitted (starting-bit) value for

character strings that cross word boundaries. PP is any integer value between 0 and BYTESINWORD-1, inclusive and BYTEPOS(PP) <

BYTEPOS(PP+1).

BYTESINWORD Number of complete bytes in a word

BITSINPOINTER Number of bits used for a pointer

value

INTPRECISION The number of bits that an implementation supplies to hold the

implementation supplies to hold the value of an integer item (exclusive of sign, if any) when no <integer-size is specified by the

programmer.

FLOATPRECISION The number of bits that an

by the programmer

FIXEDPRECISION The number of bits that an implementation supplies to hold the

value of a fixed item (exclusive of the sign bit) when no (fractionspecifier> is supplied by the

programmer

FLOATRADIX Base of the floating point

representation, specified as an

integer

IMPLFLOATPRECISION(II) Number of bits (not including the

sign bit) in the mantissa of the representation for a floating point

value whose specified precision is II

IMPLFIXEDPRECISION(SS,FF)

The number of bits (excluding sign bit) an implementation uses to represent an unpacked fixed item with scale SS and fraction FF. This value also determines the accuracy of fixed formula results.

IMPLINTSIZE(II)

The number of bits (excluding sign bit) an implementation uses to represent an unpacked S or U item with specified size II.

MAXFLOATPRECISION

Maximum specifiable precision supported by an implementation for a <floating-item-description>

MAXFIXEDPRECISION

Maximum value supported by an implementation for the sum of the scale and fraction specifiers in a <fixed-item-description>

MAXINTSIZE

Maximum specifiable size (not including the sign bit) supported by an implementation for signed and unsigned integers

MAXBYTES

Maximum value supported by an implementation for a
⟨character-size⟩; must not exceed MAXBITS/BITSINBYTE

MAXBITS

Maximum value supported by an implementation for a <bit-size>; the maximum value of words per entry in a table is MAXBITS/BITSINWORD, and the maximum BITSIZE of a table entry is MAXBITS

MAXINT(SS)

Maximum integer value representable in SS+1 bits (including sign bit)

MININT(SS)

Minimum signed integer value representable in SS+1 bits (including sign bit), using the implementation's method of representing negative numbers

MAXTABLESIZE

The maximum number of words an implementation permits a table to occupy.

MAXSTOP

Maximum specifiable value for an <integer-formula> in a <stopstatement> (see Section 4.9)

MINSTOP

Minimum specifiable value for an <integer-formula> in a <stopstatement> (see Section 4.9)

MAXSIGDIGITS

The maximum number of significant digits an implementation vill process for a fixed or floating point literal (see Section 8.3.1)

MINSIZE(II)

The minimum value of SS such that II is less than or equal to MAXINT(SS) and greater than or equal to MININT(SS)

MINFRACTION(AA)

The minimum value of FF such that 2**(-FF) is less than or equal to AA. The value of AA must be greater than zero.

MINSCALE(AA)

The minimum value of SS such that 2**SS is greater than AA. The value of AA must be greater than zero.

MINRELPRECISION(FF)

The minimum value of PP such that FLOATRELPRECISION(PP) is less than or equal to FF. The value of FF must be greater than or equal to FLOATRELPRECISION (MAXFLOATPRECISION).

MAXFLOAT(PP)

Maximum floating point value using only the first PP mantissa bits (excluding sign) of the implementation's floating point representation whose actual mantissa length is IMPLFLOATPRECISION(PP). PP must be greater than zero and not exceed MAXFLOATPRECISION.

MINFLOAT(PP)

Minimum floating point value representable in exactly PP mantissa

bits, (excluding sign) and using the implementation's method of representing negative numbers. PP must be greater than zero and not exceed MAXFLOATPRECISION.

FLOATRELPRECISION(PP)

Let FRP1 be the smallest floating point value greater than 1.0 using the first PP bits (excluding sign) of the implementation's representation for floating point values. FLOATRELPRECISION(PP) equals FRP1 - 1.0. PP must be greater than zero and not exceed MAXFLOATPRECISION.

FLOATUNDERFLOW(PP)

The smallest positive floating point value using exactly PP mantissa bits (excluding sign) and such that both FLOATUNDERFLOW(PP) and -FLOATUNDERFLOW(PP) are representable as floating point values

MAXFIXED(SS,FF)

Maximum fixed value representable in SS+FF+1 bits (including sign bit)

MINFIXED(SS,FF)

Minimum fixed value representable in SS+FF+1 bits (including sign bit), using the implementation's method for representing negative values

. ويطالها والمناج

Note:

A FIXEDRADIX implementation parameter is not provided since fixed point values are represented using radix 2 (see Section 2.1.1.3).

2.0 DECLARATIONS

Syntax:

<pre><declaration></declaration></pre>	::=	<data-declaration></data-declaration>	(2.1)
	1	<pre><type-declaration></type-declaration></pre>	(2.2)
	ı	<pre><subroutine-declaration></subroutine-declaration></pre>	(3.0)
	I	<pre>⟨statement-name-declaration⟩</pre>	(2.3)
	1	<pre><define-declaration></define-declaration></pre>	(2.4)
	1	<pre><external-declaration></external-declaration></pre>	(2.5)
	1	<pre>⟨overlay-declaration⟩</pre>	(2.6)
	ļ	<pre><inline-declaration></inline-declaration></pre>	(3.4)
	1	<pre><null-declaration></null-declaration></pre>	(2.7)
	1	BEGIN <declaration> END</declaration>	
	1	<pre><directive> <declaration></declaration></directive></pre>	(9.0)
<pre><compool-declaration></compool-declaration></pre>	::=	<pre>⟨external-declaration⟩</pre>	(2.5)
	1	<pre>⟨constant-declaration⟩</pre>	(2.1.3)
	i	<type-declaration></type-declaration>	(2.2)
	1	<pre><define-declaration></define-declaration></pre>	(2.4)
	ı	<pre>⟨overlay-declaration⟩</pre>	(2.6)
	ı	<pre><null-declaration></null-declaration></pre>	(2.7)
	1	BEGIN <pre>Compool-declaration> END</pre>	
	1	<pre><directive> <compool-declaration></compool-declaration></directive></pre>	(9.0)

Semantics:

<Declarations> associate <names> with programmer-supplied meanings.

A <compool-declaration> is a <declaration> that appears in a <compool-module>.

Constraints

2.1 DATA DECLARATIONS

Syntax:

<pre><data-declaration></data-declaration></pre>	::=	<pre><item-declaration></item-declaration></pre>	(2.1.1)
	1	<table-declaration></table-declaration>	(2.1.2)
	1	<pre><constant-declaration></constant-declaration></pre>	(2.1.3)
	1	<pre>⟨block-declaration⟩</pre>	(2.1.4)

Semantics:

- Item A simple data object of the language. An item is a variable of a pre-defined or programmer-defined type having no constituents.
- 2. Table An aggregate data object consisting of a collection of one or more items, or an array of such collections. The collection of items is called an entry. An entire entry in a table is selected by the use of the table name, together with a sequence of indices ("subscripts") if the table is arrayed. An item within an entry is selected by the use of the item name and the appropriate number of subscripts.
- 3. Block A group of items and tables and other blocks to which is allocated a contiguous area of storage.

Additionally, an item or table may be declared to be CONSTANT, in which case its value cannot be changed during execution. A constant item must be given an initial value by means of an <item-preset>. Blocks, items, or tables (other than constants) can specify, by means of an <allocation-specifier>, the allocation permanence of the storage associated with their names. Non-constant items and tables can

optionally be given initial values by means of <item-presets> or <table-presets>.

The value of an uninitialized data object is undefined until it receives a value in an executable statement.

Declarations associate a (name) with a type. A type determines the set of values that an object can have and the operations that can be performed on those values. Types are grouped into related sets called type classes. Examples of type classes are signed integer, unsigned integer, float, and bit. Types within a type class are distinguished by the values of certain properties known as attributes. For example, S 3 is a particular type within type class S with a value of 3 for the integer size attribute. Rules concerning type matching are found in Section 7.0.

2.1.1 ITEM DECLARATIONS

Syntax:

<pre><item-declaration></item-declaration></pre>	::=	ITEM <item-name> [<allocation-specifier>] <item-type-description></item-type-description></allocation-specifier></item-name>	(2.1.5)
		[<item-preset>];</item-preset>	(2.1.6)
<item-name></item-name>	::=	<name></name>	(8.2.1)
<pre><item-type-description></item-type-description></pre>	::=	<pre><integer-type-description></integer-type-description></pre>	(2.1.1.1)
	1	<pre><floating-type-description></floating-type-description></pre>	(2.1.1.2)
	ı	<fixed-type-description></fixed-type-description>	(2.1.1.3)
	1	<pre><bit-type-description></bit-type-description></pre>	(2.1.1.4)
	1	<pre><character-type-description></character-type-description></pre>	(2.1.1.5)
	1	<pre><status-type-description></status-type-description></pre>	(2.1.1.6)
	ł	<pre><pre><pre><pre>fer-type-description></pre></pre></pre></pre>	(2.1.1.7)

Semantics:

<Item-declarations> declare items. Items are used as variables to
retain values in a J73 program. Allocation for items declared in
<item-declarations> will be such that no items share a word.

The <item-type-description> establishes the type of an item.

The <allocation-specifier> establishes the allocation permanence of items which are not enclosed in blocks. This allocation permanence is automatic if the declaration is in a subroutine and the <allocation-specifier> is omitted, otherwise it is STATIC (see Section 2.1.5). Items enclosed in blocks inherit the allocation permanence of the enclosing block.

The <item-preset>, if present, specifies an initial value for the item.

Constraints:

Only items having STATIC allocation (explicitly or by default) may contain an <item-preset>.

Declarations of items that are <formal-input-parameters> or <formal-output-parameters> (see Section 3.3) must not contain an <allocation-specifier> or <item-preset>.

An <item-declaration> within a block must not contain an <allocation-specifier>.

2.1.1.1 INTEGER TYPE DESCRIPTIONS

Syntax:

<pre><integer-type- description=""></integer-type-></pre>	::=	<pre><integer-item-description></integer-item-description></pre>				
descriptions	1	<pre><integer-type-name></integer-type-name></pre>				
<pre><integer-item- description=""></integer-item-></pre>	::=	<pre>S [<round-or-truncate>] [<integer-size>]</integer-size></round-or-truncate></pre>	(2.1.1.2)			
	1	<pre>U [/round-or-truncate>] [/ . ger-size>]</pre>	(2.1.1.2)			
<integer-size></integer-size>	::=	.com, ::-cime-integer-formula>	(5.1.1)			
<pre><integer-type-name></integer-type-name></pre>	::=	<item-type-name></item-type-name>	(2.2)			

Semantics:

An <integer-type-description> is used to specify a signed integer type or an unsigned integer type. S specifies a signed integer type; U specifies an unsigned integer type.

The <integer-size> attribute specifies the minimum number of bits of storage required to hold the maximum value of the integer (excluding the sign, if any). If <integer-size> is omitted, it defaults to INTPRECISION. The number of bits allocated for signed integers will be at least <integer-size>+1, and for unsigned integers will be at least <integer-size>.

The value set for a signed integer type with size SS is MININT(SS) through MAXINT(SS). The value set for an unsigned integer type with size SS is 0 through MAXINT(SS).

The <round-or-truncate> attribute specifies truncation or rounding is to occur when a value is converted to an integer type. If R is specified, rounding will occur. If T is specified, truncation towards minus infinity will occur. If Z is specified, truncation towards zero will occur. If the attribute is omitted, truncation in an implementation-dependent manner will occur.

Constraints:

The maximum value that can be specified for (integer-size) is MAXINTSIZE, an implementation parameter.

<Integer-size> must be greater than zero.

An (integer-type-name) must be an (item-type-name) declared in an (item-type-declaration) that contains an (integer-type-description) (see Section 2.2).

Notes:

An implementation may choose MAXINTSIZE > BITSINWORD-1.

The (round-or-truncate) option has a use only when an (integer-item-description) is used in an (integer-conversion) (see Section 7.0).

2.1.1.2 FLOATING TYPE DESCRIPTIONS

Syntax:

<floating-type-description> ::= <floating-item-description>

<round-or-truncate>

:= , R

| T

1 , Z

<preclsion>

::= <compile-time-integer-formula>(5.1.1)

<floating-type-name>

::= <item-type-name>

(2.2)

Semantics:

The value set for a floating type with precision> PP is
MINFLOAT(PP) through -FLOATUNDERFLOW(PP), 0, and FLOATUNDERFLOW(PP)
through MAXFLOAT(PP).

Constraints:

<Precision> must be greater than zero.

A <floating-type-name> must be an <item-type-name> declared in an <item-type-declaration> that contains a <floating-type-description> (see Section 2.2).

Note:

Since a <floating-type-description> specifies only the minimum precision required, an implementation is free to support only one or two levels of implemented precision. Which implemented precision level represents a floating type depends on the value of the specified

precision. The implemented precision must never be less than the specified precision. Since an implementation may provide more than the specified precision, it is consistent to round or truncate a represented value only if converting from a longer to a shorter implemented precision.

2.1.1.3 FIXED TYPE DESCRIPTIONS

Syntax:

Semantics:

A <fixed-type-description is used to specify a fixed point numeric type. If SS is the value of the <scale-specifier and FF is the value of the <fraction-specifier, then SS+FF is the minimum number of bits in the representation, excluding the sign bit. When SS and FF are both positive, SS specifies the number of bits to the left of the binary point (excluding the sign bit) and FF the minimum number of bits to the right (see Note below). When SS is negative, the binary point is assumed to be ABS(SS) bits to the left of the first (non-sign) bit of the representation. Similarly, when FF is negative, the least significant bit of the representation is no more than ABS(FF) bits to the left of the binary point.

The (nominal) precision of a fixed point type is the sum of its scale and fraction specifier. The implemented precision may be greater than the nominal bits required. If (fraction-specifier) is omitted, the fixed point type has a default precision given by FIXEDPRECISION, an implementation parameter, and the implied value of the omitted (fraction-specifier) is FIXEDPRECISION-SS, where SS is the (scale-specifier).

If FF is a fixed point item declared with a default <fraction-specifier>, then FIXEDPRECISION = BITSIZE(REP(FF))-1.

The <round-or-truncate> attribute specifies truncation or rounding is to occur when a value is converted to a fixed point type. If R is specified, rounding will occur. If T is specified, truncation towards minus infinity will occur. If Z is specified, truncation towards zero will occur. If the attribute is omitted, truncation in an implementation-dependent manner will occur. Rounding and truncation take place with respect to the implemented precision of the fixed type (see Note below).

The value set of a fixed point type with scale SS and fraction FF is MINFIXED(SS,FF) through MAXFIXED(SS,FF).

Constraints:

The sum of the scale and fraction specifiers (i.e., the nominal precision) must be greater than zero and must not exceed MAXFIXEDPRECISION, an implementation parameter.

The value of $\langle scale-specifier \rangle$ must lie in the range -127 through +127.

A <fixed-type-name> must be an <item-type-name> declared in an <item-type-declaration> that contains a <fixed-type-description> (see Section 2.2).

Notes:

The set of exactly representable fixed point values is determined by a fixed type's scale and fraction specifiers. A <fraction-specifier> value, FF, means fixed point values must be represented with a precision greater than or equal to 2**(-FF). A <scale-specifier> value, SS, means the maximum representable value is at least 2**SS - 2**(-FF) and less than 2**SS.

An implementation is permitted to support more than one level of implemented precision for fixed point types. For computational purposes, values will be represented using the smallest implemented precision level (e.g., one word or two words) consistent with the value's nominal precision. For storage purposes in packed tables, a fixed point value need occupy no more than the number of bits specified by the nominal precision plus one bit for the sign.

IMPLFIXEDPRECISION(SS,FF) is an implementation parameter defining what precision is provided for an unpacked fixed point item when nominal precision SS+FF is specified. In addition, the implemented precision of a packed item (i.e., an item in a specified table, packed ordinary table, or a tight table) as well as an unpacked item is given by BITSIZE(REP(FI))-1, where FI is the fixed point item.

The implemented precision of a fixed item is the number of bits (excluding sign bit) used to store the item. Assignments to such items round or truncate with respect to this precision, which is never less than the specified precision. Rounding or truncation can change a fixed point value only if the implemented precision is shortened.

It should be noted that specifying R, T, or Z in an item declaration only affects the conversion of literal values (see Section 8.3.1) and assignments of fixed point values when the stored representation of the value is shorter than the representation used for computations.

2.1.1.4 BIT TYPE DESCRIPTIONS

Syntax:

| <bit-type-name>

<bit-size> ::= <compile-time-integer-formula> (5.1.1)

Semantics:

A <bit-type-description> is used to specify a bit string type. The <bit-size> attribute specifies the number of bits in the string. If <bit-size> is omitted it defaults to 1.

Constraints:

The maximum value that can be specified for (bit-size) is MAXBITS, an implementation parameter. The minimum value that can be specified for (bit-size) is one.

A <bit-type-name > must be an <item-type-name > declared in an <item-type-declaration > that contains a <bit-type-description > (see Section 2.2).

2.1.1.5 CHARACTER TYPE DESCRIPTIONS

Syntax:

<character-type-description> ::= <character-item-description>

// (character-type-name)

<character-item-description> ::= C [<character-size>]

<character-size> ::= <compile-time-integer-formula>(5.1.1)

<character-type-name> ::= <item-type-name> (2.2)

Semantics:

A <character-type-description is used to specify a fixed-length character string type. The <character-size attribute specifies the number of characters in the string. If <character-size is omitted it defaults to 1.

Constraints:

The maximum value that can be specified for <character-size> is MAXBYTES, an implementation parameter. The minimum value that can be specified for <character-size> is one.

A <character-type-name> must be an <item-type-name> declared in an <item-type-declaration> that contains a <character-type-description> (see Section 2.2).

2.1.1.6 STATUS TYPE DESCRIPTIONS

Syntax:

⟨status-type-description⟩ ::= ⟨status-item-description⟩

| <status-type-name>

<status-item-description> ::= STATUS [<status-size>]

(<status-list>)

⟨status-list⟩ ::= ⟨default-sublist⟩

<default-sublist></default-sublist>	::=	⟨status-constant⟩,	
<pre><specified-sublist></specified-sublist></pre>	::=	<pre><status-list-index> <status-constant>,</status-constant></status-list-index></pre>	
<status-list-index></status-list-index>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
<status-constant></status-constant>	::=	V (<status>)</status>	
⟨status⟩	::=	<name></name>	(8.2.1)
	1	<letter></letter>	(8.1)
	1	<reserved-word></reserved-word>	(8.2.2)
<status-type-name></status-type-name>	::=	<item-type-name></item-type-name>	(2.2)
⟨status-size⟩	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)

Semantics:

A <status-type-description is used to specify a status type. The <status-list is used to define the value set of the type, which consists of a set of named <status-constants. These named <status-constants are considered to be the logical values of the status type. Associated with each logical value is a representational value, i.e., how the value is actually represented internally. If the <status-list contains only a <default-sublist, the status type is said to have a default representation. The <status-constants in the <default-sublist will be assigned representational values 0 through N-1 (where N is the number of <status-constants) in the sublist) in the order in which they are specified in the list. The <status-constants in each <specified-sublist will be assigned representational values <status-list-index through <status-list-index + N-1 (where N is the number of <status-constants) in the sublist) in the order in which they are specified.

For a given <status-list>, the value of any <status-constant> is considered to be greater than the value of another <status-constant> having a lower representational value.

Constraints:

The <status-constants> must be unique within the <status-list>.

The <status-list-indices> within a <status-list> must be specified such that all the <status-constants> in the <status-list> receive unique representational values.

The value specified in (status-size) must be greater than or equal to the minimum needed for the representation of the status values and less than or equal to MAXINTSIZE.

The representation of a status value cannot be less than MININT (BITSINWORD-1) and it cannot exceed MAXINT(BITSINWORD-1).

A <status-type-name> must be an <item-type-name> declared in an <item-type-declaration> that contains a <status-type-description> (see Section 2.2).

Note:

The use of a <name> in a <status> does not constitute a declaration of the <name> or a reference to a declared <name> having the same spelling. Within a given scope, a <status> <name> and a declared <name> can have the same spelling and no conflict will result.

2.1.1.7 POINTER TYPE DESCRIPTIONS

Syntax:

<pre><pointer-type-description></pointer-type-description></pre>	: ;=	<pre><pre><pre><pre>fem-description></pre></pre></pre></pre>	
	I	<pre><pointer-type-name></pointer-type-name></pre>	
<pre><pointer-item-description></pointer-item-description></pre>	::=	P { <type-name>}</type-name>	
<pre><pointer-type-name></pointer-type-name></pre>	::=	<pre><item~type~name></item~type~name></pre>	(2.2)
<type-name></type-name>	::=	<pre><item-type-name></item-type-name></pre>	(2.2)
	1	<table-type-name></table-type-name>	(2.2)
	ŀ	<block-type-name></block-type-name>	(2.2)

Semantics:

A A <pointer-type-description> is used to specify a pointer type. If
the there the <p

being specified is a typed pointer. If the <type-name > is cmitted, then the pointer is an untyped pointer.

A typed pointer contains the address of a data object of the type specified by the <type-name>. The object being pointed to may be obtained by dereferencing the pointer (see Section 6.1).

An untyped pointer contains the address of a data object of any type. However, such a pointer must be converted to a typed pointer (see Section 7.0) before it may be dereferenced or assigned to a typed pointer.

Constraint:

A A <pointer-type-name> must be an <item-type-name> declared in an <item-type-declaration> that contains a <pointer-type-description> (see Section 2.2).

2.1.2 TABLE DECLARATIONS

Syntax:

<table-declaration></table-declaration>	::=	TABLE <table-name> [<allocation-specifier>] [<dimension-list>] table-description></dimension-list></allocation-specifier></table-name>	(2.1.5) (2.1.2.1)
<pre><table-description></table-description></pre>	::=	<pre>[<structure-specifier>] <entry-specifier></entry-specifier></structure-specifier></pre>	(2.1.2.2)
	1	<pre><table-type-name> [<table-preset>] ;</table-preset></table-type-name></pre>	(2.2) (2.1.6)
<pre><entry-specifier></entry-specifier></pre>	::=	<pre><ordinary-entry-specifier></ordinary-entry-specifier></pre>	(2.1.2.3)
	1	<pre><specified-entry-specifier></specified-entry-specifier></pre>	(2.1.2.4)
<table-name></table-name>	::=	<name></name>	(8.2.1)

Semantics:

The <allocation-specifier> establishes the allocation permanence of tables which are not enclosed in blocks. This allocation permanence is

will interest

automatic if the declaration is in a subroutine and the Kallocation-specifier is omitted, otherwise it is STATIC (see Section 2.1.5). Tables enclosed in blocks inherit the allocation permanence of the enclosing block.

The <table-description> describes the contents of the table either with a <table-type-name> (see Section 2.2) or with an <entry-specifier>. Two or more tables may be declared in the same scope using the same <table-type-name>, and no name conflicts of the contained items will result, provided the <table-names> are different. Items in tables declared with a <table-type-name> can only be accessed using pointers to the tables (see Section 6.1).

A table may either be an ordinary table, in which only the logical structure is described (see Section 2.1.2.3) or a specified table, in which the detailed physical layout of the table is described (see Section 2.1.2.4).

A <structure-specifier > is used to specify the representation of entries in a dimensioned table (see Section 2.1.2.2).

The <table-preset>, if present, specifies initial values for the table components. For <table-descriptions> containing an <entry-specifier> rather than a <table-type-name>, the <table-preset> is part of the <entry-specifier> (see Section 2.1.2.3 and 2.1.2.4).

Constraints:

Only tables having STATIC allocation (explicitly or by default) may contain a <table-preset>.

Tables that are \(\)formal-input-parameters \(\) or \(\)formal-output-parameters \(\) (see Section 3.3) must not contain an \(\)allocation-specifier \(\) or \(\)\(\)table-preset \(\).

A $\langle table-declaration \rangle$ within a block must not contain an $\langle allocation-specifier \rangle$.

A dimensioned <table-declaration> must not contain a <table-type-name> whose declaration also contains a <dimension-list>.

A <structure-specifier> in an undimensioned table is prohibited.

2.1.2.1 TABLE DIMENSION LISTS

Syntax:

<dimension-list> ::= (<dimension>,...)

<dimension> ::= [<lower-bound-option>]

<upper-bound>

! *

<lower-bound-option> ::= <lower-bound> :

<lower-bound> ::= (compile-time-integer-formula) (5.1.1)

| | (5.4)

<upper-bound> ::= <compile-time-integer-formula> (5.1.1)

Semantics:

A <dimension-list> specifies that a table is an array. Each <dimension> specifies the range of values for that dimension. If the <lower-bound> is omitted, it defaults to zero if the <upper-bound> is an integer; if the <upper-bound> is a status value, it defaults to the first <status-constant> in the status type of the <upper-bound>.

A (dimension) of * that appears with a formal parameter means the bounds will be determined from the actual parameter on each invocation. (Note that in accordance with Sections 6.3.9 and 6.1, bounds of * dimensions range from 0 to NN-1, where NN is the number of elements in the corresponding dimension of the actual parameter, regardless of what the lower and upper bounds values are for the actual parameter or whether the bound has an integer or status type.)

Constraints:

Only status types with default representations may be used in <dimensions>.

The <lower-bound> must be less than or equal to the <upper-bound>.

The The Clower-bound> and and and must both be status formulas
of the same type or both be integer formulas.

The maximum number of (dimensions) is seven.

A <dimension> of * may be used only with a table formal parameter.

If any (dimension) of a table formal parameter is specified as *, they all must be specified as *.

The number of words occupied by a table must not exceed MAXTABLESIZE.

2.1.2.2 TABLE STRUCTURE

Syntax:

⟨structure-specifier⟩ ::= PARALLEL

| T [<bits-per-entry>]

<bits-per-entry> ::= <compile-time-integer-formula> (5.1.1)

Semantics:

A <structure-specifier> PARALLEL indicates parallel structure. For tables with parallel structure, the first word (word 0) of each entry is allocated consecutively, then word one, etc. An omitted <structure-specifier> or one with T indicates serial structure. For tables with a serial structure, all words of the first entry are allocated consecutively, then all words of the next entry, etc. Entries in both parallel and serial tables are arranged such that the rightmost indices vary fastest, from the lower bound to the upper bound.

A <structure-specifier> of T indicates tight structure (in addition to serial structure). Tight structure defines the allocation of storage between entries in a dimensioned (ordinary or specified) table, whereas packing (see Section 2.1.2.3) defines the allocation of storage within an entry of an ordinary table. Tight structure indicates that multiple entries of a dimensioned table are to be stored within a single word such that no entry crosses a word boundary. <Bits-per-entry> specifies the number of bits each entry is to occupy. If it is omitted, it will default to the minimum number of bits needed to store the entry.

Entries in tightly-structured tables are right-justified in the bits allotted.

Entries in tables without a <structure-specifier> of T shall not share a word.

Constraints:

The explicit or default value of $\langle bits\text{-per-entry} \rangle$ must be less than or equal to BITSINWORD.

Items in a parallel table must not cross word boundaries.

A parallel table must contain a <dimension-list>.

2.1.2.3 ORDINARY TABLE ENTRIES

Syntax:

<pre><ordinary-entry- specifier=""></ordinary-entry-></pre>	::=	<pre>[<packing-specifier>] <item-type-description> [<table-preset>];</table-preset></item-type-description></packing-specifier></pre>	(2.1.1) (2.1.6)
	l	<pre>[<packing-specifier>] [<table-preset>]; <ordinary-table-body></ordinary-table-body></table-preset></packing-specifier></pre>	(2.1.6)
<packing-specifier></packing-specifier>	::=	N	
	1	М	
	1	D	
<pre><ordinary-table-body></ordinary-table-body></pre>	::=	<pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre><pre></pre></pre> <pre></pre>	>
	ı	BEGIN Cordinary-table-options>	
<pre><ordinary-table-item-< pre=""></ordinary-table-item-<></pre>			
declaration>	::=	<pre><item-type-description></item-type-description></pre>	(2.1.1)
		<pre>[<packing-specifier>] [<table-preset>];</table-preset></packing-specifier></pre>	(2.1.6)
<table-item-name></table-item-name>	::=	<name></name>	(8.2.1)
<pre><ordinary-table-options></ordinary-table-options></pre>	::=	<pre><pre></pre> <pre></pre> <</pre>	>
	1	<directive></directive>	(9.0)
	1	<pre><null-declaration></null-declaration></pre>	(2.7)

Semantics:

An <ordinary-entry-specifier> is used to specify the contents of an entry of an ordinary table.

No allocation order is implied by the order of items in the Cordinary-table-options unless the Cordinary-table-options contains an Corder-directive. If an Corder-directive is not in effect, Cordinary-table-options will be reordered, if necessary, to reduce the storage occupied by an entry, consistent with the Cpacking-specifier. Tables having the same type will have the same representation.

- N indicates that the items are not packed. No items share a word.
- 2. Mindicates a density of packing that can be between N and D. The exact meaning is implementation-dependent, and is specified to be an effective compromise between space usage and accessing ease.
- 3. D indicates dense packing. Items are allocated adjacent bits in a word with the following exceptions:
 - a. Non-character items one word or longer start on a word boundary. Shorter non-character items do not cross word boundaries.
 - b. Each byte of a character item which crosses a word boundary must be allocated on a byte boundary. An implementation may (but need not) allocate the bytes of other character items on byte boundaries.

Default packing for a tightly-structured table (see Section 2.1.2.2) is D; for all other tables, it is N.

The <table-preset>, if present, specifies initial values for the table entries.

Constraints:

Only tables having STATIC allocation (implicitly or explicitly) may contain a <table-preset>.

Declaration of table (formal-input-parameters) or (formal-output-parameters) (see Section 3.3) must not contain (table-presets).

If a <table-preset> precedes the <ordinary-table-body>, none of the <ordinary-table-item-declarations> in the <ordinary-table-body> can contain a <table-preset>.

An <ordinary-table-options> must contain at least one <ordinary-table-item-declaration>.

A <packing-specifier> of N is permitted in a tightly-structured table only if the table entry contains only one item.

The number of words allocated for a table entry must not exceed MAXBITS/BITSINWORD.

2.1.2.4 SPECIFIED TABLE ENTRIES

Syntax:

<pre><specified-entry- specifier=""></specified-entry-></pre>	::=	<pre><words-per-entry> <specified-item-description></specified-item-description></words-per-entry></pre>	
		<pre>[<table-preset>] ;</table-preset></pre>	(2.1.6)
	l	<pre><words-per-entry> [<table-preset>] ; <specified-table-body></specified-table-body></table-preset></words-per-entry></pre>	(2.1.6)
<pre><words-per-entry></words-per-entry></pre>	::=	W [<entry-size>]</entry-size>	
	ſ	V	
<entry-size></entry-size>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
<pre><specified-item- description=""></specified-item-></pre>	::=	<pre><item-type-description> POS (<location-specifier>)</location-specifier></item-type-description></pre>	(2.1.1)

<pre><location-specifier></location-specifier></pre>	::=	<pre> ⟨starting-bit⟩ ⟨starting-word⟩</pre>	
<starting-bit></starting-bit>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
	1	*	
<starting-word></starting-word>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
<pre><specified-table-body></specified-table-body></pre>	::=	<pre><specified-table-item-declaration></specified-table-item-declaration></pre>	
	1	BEGIN <pre>Specified-table-options> END</pre>	
<pre><specified-table-item- declaration=""></specified-table-item-></pre>	::=	<pre>ITEM <table~item-name> <specified-item-description> [<table-preset>] ;</table-preset></specified-item-description></table~item-name></pre>	(2.1.2.3)
<pre><specified-table> options></specified-table></pre>	::=	<pre><specified-table-item-declaration></specified-table-item-declaration></pre>	
	1	⟨directive⟩	(9.0)
	1	<pre><null-declaration></null-declaration></pre>	(2.7)

Semantics:

A A specified-entry-specifier> is used to specify the contents of an
entry of a specified table.

The <location-specifier> specifies the physical location of the item from the start of the entry. <Starting-word> indicates at which word of the entry, starting from zero, the item is to start, and <starting-bit> indicates at which bit in the word, starting from zero at the leftmost part of the word, the item is to start. In the case of entries in tightly structured tables, <starting-bit> is considered to be relative to the start of the entry. A <starting-bit> of * indicates

that the item should occupy the same amount of storage and be aligned in the same way it would if it were allocated outside a table, in order to ensure efficient access to the item. These rules apply to both fixed-length-entry and to variable-length-entry specified tables. Consequently, in a variable-length-entry table, reference to an item with subscript NN will reference that item relative to the start of the NNth entry, where each entry is considered to be one word long (i.e., a subscript of NN does not refer to the NNth logical entry in that table). It is entirely up to the programmer to keep track of the actual length of logical entries in such tables.

The <table-preset>, if present, specifies initial values for the table entries.

The value of unallocated bits in a specified-table-entry> is implementation-dependent.

Constraints:

 $\langle {\tt Entry-size} \rangle$ must be greater than zero and less than or equal to MAXBITS/BITSINWORD.

Only tables having STATIC allocation (implicitly or explicitly) may contain a <table-preset>.

Tables that are \(\) formal-input-parameters \(\) or \(\) \(\) or table-preset \(\).

If a <table-preset> precedes the <specified-table-body>, none of the <specified-table-item-declarations> in the <specified-table-body> can contain a <table-preset>. If any part of an item in a <specified-table-body> overlaps any part of another item in the table body, only one of the items can be preset.

A A fied-table-options> must contain at least one <specified-table-item-declaration>.

Non-character items whose size is one word or less cannot cross a word boundary. Character items, regardless of length, may start on any byte boundary, i.e., any value of the machine parameter BYTEPOS. Any <starting-bit</pre> value is permitted for character items that do not cross word boundaries.

An implementation may restrict legal <starting-bit> values for pointer items that are initialized.

2.1.3 CONSTANT DECLARATIONS

Syntax:

<pre><constant-declaration></constant-declaration></pre>	;;=	CONSTANT ITEM <pre> <constant-item-name> <item-type-description> <item-preset> ;</item-preset></item-type-description></constant-item-name></pre>	(2.1.1) (2.1.6)
	1	CONSTANT TABLE <pre> <constant-table-name> [<dimension-list>] <table-description></table-description></dimension-list></constant-table-name></pre>	(2.1.2.1) (2.1.2)
<pre><constant-item-name></constant-item-name></pre>	::=	<name></name>	(8.2.1)
<pre><constant-table-name></constant-table-name></pre>	::=	<name></name>	(8.2.1)

Semantics:

A (constant-declaration) creates an item or table whose value must be set by means of an (item-preset) or (table-preset) and whose value cannot be changed during execution of a program. The value of a constant item whose type class is not pointer can be used in a (compile-time-formula) (see Section 5.0). The value of a constant table or an item within a constant table may not be used in a (compile-time-formula).

AERONAUTICAL SYSTEMS DIV WRIGHT-PATTERSON AFB OH F/6 1/3 AFSC STANDARDIZATION CONFERENCE, 1553, 1589, 1750, 1760, ADA, N--ETC(U) NOV 80 E C SANGH; S E SMITH ASD-TR-80-5050-VOL-2 NL AD-A100 577 UNCLASSIFIFD 20F 5

Physical storage will be allocated for all (constant-declarations) that are in (block-declarations).

The allocation permanence of all allocated (constant-declarations) is considered to be STATIC, even if the declarations appear in a (subroutine-definition).

2.1.4 BLOCK DECLARATIONS

Syntax:

<block-declaration></block-declaration>	::=	<pre>BLOCK</pre>	(2.1.5)
	1	<pre>BLOCK <block-name> [<allocation-specifier>] <block-type-name> [<block-preset>];</block-preset></block-type-name></allocation-specifier></block-name></pre>	(2.1.5) (2.2) (2.1.6)
<block-name></block-name>	::=	<name></name>	(8.2.1)
<block-body-part></block-body-part>	::=	<pre><null-declaration></null-declaration></pre>	(2.7)
	1	<data-declaration></data-declaration>	(2.1)
	I	BEGIN <block-body-options> END</block-body-options>	(9.0)
<block-body-options></block-body-options>	::=	<data-declaration></data-declaration>	(2.1)
	1	<pre><overlay-declaration></overlay-declaration></pre>	(2.6)
	1	<directive></directive>	(9.0)
	1	<pre><null-declaration></null-declaration></pre>	(2.7)

Semantics:

A <block-declaration> declares a group of items, tables, and other blocks that are to be allocated in a contiguous area of storage. No allocation order is implied by the order of the declarations within a block unless the <block-body-options> contains an <order-directive>. If an <order-directive> is not in effect, <block-body-options> will be reordered, if necessary, to improve accessibility.

The <allocation-specifier> establishes the allocation permanence of blocks which are not enclosed in blocks. This allocation permanence is automatic if the declaration is in a subroutine and the <allocation-specifier> is omitted, otherwise it is STATIC (see Section 2.1.5). Blocks enclosed in blocks inherit the allocation permanence of the enclosing block.

The <block-declaration> describes the contents of the block either with a <block-type-name> (see Section 2.2) or with a <block-body-part>. The <block-body-part> contains explicit declarations of all the components of the block.

The <code>\langle block-preset \rangle, if present, specifies initial values for the block components. For \langle block-declarations \rangle containing a \langle block-body-part \rangle rather than a \langle block-type-name \rangle, initial values may be specified with \langle block-presets \rangle, \langle table-presets \rangle and \langle item-presets \rangle on the components themselves.</code>

Constraints:

Only blocks having STATIC allocation (explicitly or by default) may contain a <block-preset> or a <data-declaration> containing an <item-preset>, <table-preset> or <block-preset>.

If a <constant-declaration > is in a block, the block must have STATIC allocation (explicitly or by default).

Blocks that are <formal-input-parameters> or <formal-output-parameters> (see Section 3.3) must not contain an <allocation-specifier>, a <block-preset> or a <data-declaration> with an <item-preset>, <table-preset>, or <block-preset>.

Components of blocks declared with a <block-type-name> may be accessed only by using pointers to the blocks.

2.1.5 ALLOCATION OF DATA OBJECTS

Syntax:

<allocation-specifier>

::= STATIC

Semantics:

Allocation of storage for a data object can be STATIC or automatic. STATIC allocation means that the data object is to exist throughout the

entire execution of the program. Automatic allocation is applicable only to data declared within subroutines and means that the data object need only exist while the subroutine is executing (i.e., values are not necessarily preserved between calls). Automatic is the default allocation for data declared in subroutines and cannot be explicitly specified. STATIC is the default for data not declared in subroutines and can be explicitly specified both inside and outside of subroutines.

The treatment of STATIC data in a concurrent processing environment is implementation-dependent with respect to which data, if any, are shared among processes.

2.1.6 INITIALIZATION OF DATA OBJECTS

Syntax:

<pre><item-preset></item-preset></pre>	::=	<pre>→ <item-preset-value></item-preset-value></pre>	
<pre><item-preset-value></item-preset-value></pre>	::=	<pre><compile-time-formula></compile-time-formula></pre>	(5.0)
	ı	<pre><loc-function></loc-function></pre>	(6.3.1)
<table-preset></table-preset>	::=	<pre>* <table-preset-list></table-preset-list></pre>	
<table-preset-list></table-preset-list>	::*	<default-preset-sublist></default-preset-sublist>	
	ı	<pre>[<default-preset-sublist> ,] <specified-preset-sublist>,</specified-preset-sublist></default-preset-sublist></pre>	
<default-preset-sublist></default-preset-sublist>	::=	<pre>⟨preset-values-option⟩,</pre>	
<pre><specified-preset- sublist=""></specified-preset-></pre>	::=	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	::=	POS (<constant-index>,)</constant-index>	:
<pre><constant-index></constant-index></pre>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
	ı	<pre><compile-time-status-formula></compile-time-status-formula></pre>	(5.4)
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	::=	[<item-preset-value>]</item-preset-value>	
	1	<pre><repetition-count> (<pre>count>,</pre></repetition-count></pre>)
<pre><repetition-count></repetition-count></pre>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)

Semantics:

Items, tables, and blocks with STATIC allocation can be given initial values by means of <item-presets>, <table-presets>, and <block-presets>, respectively. Furthermore, constant items and tables must be given initial values with <item-presets> and <table-presets>. Initial values are values of the variables after a module has been loaded but prior to any dynamic reference to the variables. They do not imply any provision for later restoring values to the initial state.

An <item-preset> specifies an initial value for an item.

A <table-preset> specifies a list of initial values. If the <table-preset> occurs on an item within an entry of a table, the <table-preset> specifies values only for that item. If the table is dimensioned, the <table-preset> for the item, if present, may specify a list of values to initialize that item in each entry of the dimensioned table.

If the <table-preset> occurs on an entry of a table, the <table-preset> specifies values for all items within that entry. If the table is dimensioned, the <table-preset> specifies values for all the items in each entry of the dimensioned table. Assuming the entry has N items in it, the first N values in the <table-preset> are initial values for the N items in the first entry of the table (in the order in which the declarations appear), the second N values in the <table-preset> are initial values for the N items in the second entry of the table, etc.

Entries within a dimensioned table are normally initialized in order, the first entry being the one with the lowest value of each dimension index, and proceeding with the rightmost indices increasing most rapidly. This is the procedure followed when a <default-presetsublist> is specified. If a <specified-preset-sublist> is used, initialization using the values in the sublist will start with the entry whose indices are specified in the freet-index-specifier> and will proceed with the rightmost indices increasing most rapidly.

options> enclosed in the parentheses following the <repetition-count>.

If a value is omitted in the <table-preset>, the item corresponding to the omitted value will remain uninitialized and cannot be given an initial value elsewhere in the preset.

Constraints:

The type of each value in an <!tem-preset>, <table-preset> or <block-preset> must match or be implicitly convertible to the type of the data object being initialized (see Section 7.0).

The value of the <repetition-count> must not be negative.

An item must not be initialized more than once by initializing another item that overlaps it.

If the argument of a <loc-function> used as a preset value is a <named-variable>, it must be a <data-name> for an object whose allocation permanence is STATIC, either explicitly or by default.

2.2 TYPE DECLARATIONS

Syntax:

<pre><type-declaration></type-declaration></pre>	::=	<pre><item-type-declaration></item-type-declaration></pre>	
	1	<pre><table-type-declaration></table-type-declaration></pre>	
	1	<pre><block-type-declaration></block-type-declaration></pre>	
<pre><item-type-declaration></item-type-declaration></pre>	::≈	TYPE <item-type-name> <item-type-description> ;</item-type-description></item-type-name>	(2.1.1)
<item-type-name></item-type-name>	::=	<name></name>	(8.2.1)
<pre><table-type-declaration></table-type-declaration></pre>	::=	TYPE <table-type-name> TABLE <table-type-specifier></table-type-specifier></table-type-name>	•
<table-type-specifier></table-type-specifier>	::=	<pre>[<dimension-list>] [<structure-specifier>] [<like-option>] <entry-specifier></entry-specifier></like-option></structure-specifier></dimension-list></pre>	(2.1.2.1) (2.1.2.2) (2.1.2)
	t	<pre>[<dimension-list>] <table-type-name> ;</table-type-name></dimension-list></pre>	(2.1.2.1)
<table-type-name></table-type-name>	::=	<name> .</name>	(8.2.1)
<pre><like-option></like-option></pre>	::=	LIKE <table-type-name></table-type-name>	
<pre>⟨block-type-declaration⟩</pre>	;;≃	TYPE <block-type-name> BLOCK <block-body-part></block-body-part></block-type-name>	(2.1.4)
<block-type-name></block-type-name>	::=	<name></name>	(8.2.1)

Semantics:

A $\langle \text{type-declaration} \rangle$ is used to give a name to a type specification.

An <item-type-declaration> associates the <item-type-name> with the <item-type-description>.

A $\langle table-type-declaration \rangle$ associates the $\langle table-type-name \rangle$ with the $\langle table-type-specifier \rangle$.

If a like-option is specified, the entry being described consists of the items in the type named in the like-option together with the items in the <entry-specifier. The physical positioning of items in

the clike-option> relative to the start of the entry is fixed at the time the <like-option> type name is declared and is not changed by its use as a <like-option>. If the type named in the <like-option> contains a <dimension-specifier>, it applies to the entire <table-type-specifier>. If the table is an ordinary table, the cpacking-specifier>, if present, only applies to the items in the <entry-specifier>, not to the items obtained from the <like-option>. If the table is a specified table, the <words-per-entry> in the <entry-specifier>, if present, specifies the total size of the entry including the items obtained from the <like-option>. If the <table-type-declaration> contains a

<structure-specifier> of T, <bits-per-entry> specifies the total number of bits the entry is to occupy including items obtained from the <like-option>. If <bits-per-entry> is omitted it will default to the minimum number of bits needed to store the entry, including items obtained from the <like-option>.

The physical representation of a table type is fixed by the type declaration. All objects allocated with such a type name will have the same representation. In particular, the position of table items in a like-option
) is not modified by the occurrence of a <packing-specifier</p>
or <order-directive</p>
in the <entry-specifier</p>
. However, unused space in the portion described by the like-option
can be occupied by table items given in a packed <entry-specifier</p>

A <block-type-declaration> associates the <block-type-name> with the <block-body-part>.

For type matching purposes, a type name is considered to be an abbreviation for its associated <item-type-description>, <table-type-specifier>, or <block-body-part>, in any context except within a \(\)pointer-item-description>.

Constraints:

A A <block-body-part> in a <block-type-declaration> cannot contain

If a <table-type-specifier> contains a <dimension-list>, then it must not contain a <table-type-name> (either directly or in a like-option>) whose <table-type-declaration> contains a <dimension-list>.

Tables may be characterized as parallel, serial, tight, ordinary, variable-length-entry, and specified. The characterizations of the table type in a like-option> must be the same as those of the <table-type-declaration> in which the ke-option> appears.

The (explicit or default) number of bits per entry in a <table-type-specifier> having tight structure must not be less than the number of bits per entry of the type name specified in a like-option>.

A <table-type-name> must be a <name> declared in a <table-type-declaration>.

A <block-type-name> must be a <name> declared in a <block-type-declaration>.

Note:

A <table-type-name>, <item-type-name>, or <block-type-name> must not be a formal parameter name or an actual parameter name.

2.3 STATEMENT NAME DECLARATIONS

Syntax:

Semantics:

A <statement-name-declaration is used to explicitly declare a <statement-name. Ordinarily, a <statement-name is implicitly declared by its use in a <label. An explicit <statement-name-declaration, however, must be used for statement name <formal-input-parameters, for statement names that are the same as <define-names declared in an enclosing scope, and for external <statement-name-declarations.

Constraints:

The <statement-names> in a <statement-name-declaration> must either be <formal-input-parameters> to the subroutine containing the <statement-name-declaration> or else must be used in <labels> in the immediate scope containing the <statement-name-declaration> (i.e., not including nested scopes).

2.4 DEFINE DECLARATIONS

Syntax:

<define-declaration> ::= DEFINE <define-name> <definition-part> <define-name> (8.2.1)::= <name> <definition-part> ::= [<formal-define-parameter-list>] <define-string> ; <formal-define-parameter-</pre> -list> ::= (<formal-define-parameter>,...) <formal-define-parameter> ::= <letter> (8.1)<define-string> ::= " [<character>...] " (8.1)

Semantics:

A <define-declaration is used to associate a name with a (possibly parameterized) text string, the <define-string. The <define-string will be substituted for the <define-name when the <define-name is used in a <define-call (see Section 2.4.1).

The <formal-define-parameter-list> is used to declare <formal-define-parameters>. These parameters receive values from <actual-define-parameters> in each <define-call> (see Section 2.4.1). The values are substituted in the <define-string> wherever the <formal-define-parameters> are referenced. Reference to a <formal-define-parameter> within the <define-string> is indicated by preceding the parameter name with an exclamation point. Such parameter references can occur anywhere within the <define-string> and, by appropriate juxtaposition, can be used to create new symbols.

Within the <define-string>, the quotation mark (") and exclamation point (!) can be used as simple characters by doubling them. A <define-string> is terminated by the first undoubled quotation mark, regardless of the lexical context in which the undoubled quotation mark appears.

As with other <names>, a <define-name> is known in the scope containing its declaration and may be redeclared in an inner scope.

The <define-string> may contain <define-calls>. Such calls will be expanded for each substitution of the <define-string>, using the definition active in the scope of the <define-call>.

Constraints:

A <comment> delimited by quotation marks must not occur in a <define-declaration> between the <define-name> and the <define-string>.

Circular (define-declarations) as the result of (define-strings) containing (define-calls) are not allowed.

The same <letter> must not appear more than once in any <formal-define-parameter-list>.

2.4.1 DEFINE CALLS

Syntax:

<define-call> .</define-call>		::=	<pre><define-name> [<actual-define-parameter-list></actual-define-parameter-list></define-name></pre>		(2.4)
<pre><actual-define- list=""></actual-define-></pre>	-parameter-	::=	(<pre><actual-define-parameter>,</actual-define-parameter></pre>)
<actual-define-< td=""><td>-parameter></td><td>::=</td><td>[</td><td><pre><character>]</character></pre></td><td>(8.1)</td></actual-define-<>	-parameter>	::=	[<pre><character>]</character></pre>	(8.1)
		1	11	(Ccharacter)l "	(8.1)

Semantics:

A <define-call> is used to cause textual substitution to occur. A <define-call> is processed as follows:

- 1. The characters comprising <actual-define-parameters> are substituted for the corresponding <formal-define-parameters> in the <define-string> associated with the <define-name>.
- The resulting \(\define\)-string \(\logically \) replaces the \(\define\)-call \(\define\).
- 3. The substituted (define-string) is scanned from its beginning to determine what (symbols) it contains; these (symbols) are processed as though they had appeared in the orginal text at the point of the replaced (define-call).

Note that the substituted source text may be found to contain <define-calls</pre> and these are processed in the same manner.

If an <actual-define-parameter> is omitted, a null string will be substituted for the <formal-define-parameter>. If the number of <formal-define-parameters> exceeds the number of <actual-define-parameters>, null strings will be substituted for the

trailing (formal-define-parameters).

If an <actual-define-parameter> consists of characters enclosed in quotation marks, all the enclosed characters are substituted. The quotation mark (") must be doubled within an actual parameter enclosed in quotes.

If an <actual-define-parameter> does not contain enclosing quotation marks, the characters substituted are the first non-blank character and subsequent characters ending at, but not including, either (1) the first right parenthesis that is not balanced by a left parenthesis that is part of the <actual-define-parameter>, or (2) the first comma that is not between such balanced parentheses.

Constraints:

The <actual-define-parameter-list> must not be omitted if the corresponding <define-declaration> contains a <formal-define-parameter-list>.

The number of <actual-define-parameters> must not be greater than the corresponding number of <formal-define-parameters>.

A $\define\-call$ cannot be juxtaposed with surrounding symbols so as to create new symbols after substitution.

A \langle define-call \rangle must not be used as the \langle name \rangle being declared within a declaration.

A <define-call> must not be used as a <formal-input-parameter> or <formal-output-parameter> within a procedure-heading> or <function-heading>.

The same <letter> must not appear more than once in any <formal-define-parameter-list>.

Note:

The define-listing directives (see Section 9.7.2) allow programmer control over whether the source program listing contains the expanded string, the define invocation, or both, for <define-calls>.

Examples:

DEFINE FOO(A) "BAZ !AFAZ !A"; DEFINE BAR "HELLO";

DEFINE BARFAZ "GOODBYE"; DEFINE HELLOFAZ "NOT USED"; FOO(BAR)

The result of the <define-call>, FOO(BAR), after substituting for the formal parameter !A is BAZ BARFAZ BAR, and after rescanning this string, the final result is BAZ GOODBYE HELLO.

DEFINE MAKEDEF(N, S) "DEFINE !N ""!S""";
MAKEDEF(NEW, HELLO);

The result is DEFINE NEW "HELLO"; , i.e., a new <define-declaration>.

2.5 EXTERNAL DECLARATIONS

Syntax:

<external-declaration> ::= <def-specification> (2.5.1)

| (ref-specification) (2.5.2)

Semantics:

⟨External-declarations⟩ declare ⟨names⟩ that are potentially known
in other ⟨modules⟩ of the ⟨complete-program⟩. Such names are said to be
external.

Constraint:

Formal parameter names cannot be declared external.

2.5.1 DEF SPECIFICATIONS

Syntax:

<def-specification> ::= <simple-def>

| <compound-def>

<simple-def> ::= DEF

<def-specification-choice>

<compound-def> ::= DEF BEGIN

<def-specification-choice>...

ENI

<pre><def-specification-choice></def-specification-choice></pre>	; ;=	<pre><null-declaration></null-declaration></pre>	(2.7)
	ŧ	<pre><data-declaration></data-declaration></pre>	(2.1)
	1	<def-block-instantiation></def-block-instantiation>	
	i	<pre><statement-name-declaration></statement-name-declaration></pre>	(2.3)
	I	<pre><directive> <def-specification-choice></def-specification-choice></directive></pre>	(9.0)
<pre><def-block-instantiation></def-block-instantiation></pre>	::=	BLOCK INSTANCE (block-name);	(2.1.4)

Semantics:

Either a <def-block-instantiation> or a <block-declaration> may be used in a <def-specification> to create a block with external scope. However, in order for a <def-block-instantiation> to be meaningful, a <ref-specification> containing a <block-declaration> having the same <block-name> must exist, either in that <module> or in a <compool-module> that is referenced via a <compool-directive>. Preset information used in the creation of a block declared with a <def-block-instantiation> will be obtained from the corresponding <ref-specification>.

A <statement-name-declaration in a <def-specification makes the addresses of the designated statements available as linkage information in the environment of the <complete-program but does not make these names available as targets of out-of-scope GOTO statements (see Section 4.7).

Constraints:

A data declaration in a <def-specification> and a corresponding declaration in a <ref-specification> must agree in name, type, and all attributes. However, a compiler will perform this check across <module> boundaries only if a connection is established between the <module> via a <compool-directive>.

External data must have STATIC allocation, either explicitly or implicitly.

The <data-declaration> in a <def-specification> cannot be a <constant-declaration>. (This constraint does not prevent <constant-declarations> from appearing in <block-declarations> in <def-specifications>.)

2.5.2 REF SPECIFICATIONS

Syntax:

<pre><ref-specification></ref-specification></pre>	::=	<simple-ref></simple-ref>	
	ı	<compound-ref></compound-ref>	
<simple-ref></simple-ref>	::=	REF <ref-specification-choice></ref-specification-choice>	
<pre><compound-ref></compound-ref></pre>	::=	REF BEGIN <pre><ref-specification-choice></ref-specification-choice></pre> END	•
<pre><ref-specification-choice></ref-specification-choice></pre>	::=	<pre>⟨null-declaration⟩</pre>	(2.7)
	1	<data-declaration></data-declaration>	(2.1)
	1	<pre><subroutine-declaration></subroutine-declaration></pre>	(3.0)
	. 1	<pre><directive> <ref-specification-choice></ref-specification-choice></directive></pre>	(9.0)
	1	<pre><statement-name-declaration></statement-name-declaration></pre>	(2.3)

Semantics:

A <ref-specification> enables a <module> to reference a <name> whose <def-specification> is in another <module>.

Physical storage for external names occurs in the <module> containing the <def-specification> and not in the <module> containing the <ref-specification>.

A <ref-specification> for a <name> may appear in a <compool-module> and the corresponding DEF in another <module>. In that case, the <name> will be available for use in any other module of the <complete-program>, provided that the referencing module has the appropriate <compool-directive>. The compiler will enforce the requirement that the DEF and the REF specifications agree, provided the <module> containing the DEF has the appropriate <compool-directive>. Alternatively, the <ref-specification> may appear in the accessing <module> directly

instead of in a compool (bypassing the compool entirely), but in this case it will be beyond the compiler's ability to check for compatibility between the DEF and the REF specifications. When <ref-specifications are used outside of compools to gain access to external names, the programmer is entirely responsible for the correct usage of those names.

For <data-declarations> in a <def-specification> that is in a <compool-module>, no <ref-specification> is necessary if the accessing module has a <compool-directive> that causes that data to be imported (see Section 9.1).

Constraints:

For every <data-declaration in a <ref-specification, there must exist a corresponding declaration in a <def-specification. For every <subroutine-declaration in a <ref-specification, there must exist in some <pre>cprocedure-module or <main-program-module</pre> a corresponding cprocedure-definition preceded by DEF.

In a <ref-specification>, presets are illegal in <item-declarations> and <table-declarations> and are optional in

A <data-declaration in a <ref-specification cannot be a <constant-declaration. (This constraint does not prevent <constant-declarations from appearing in <block-declarations in <ref-specifications).

2.6 OVERLAY DECLARATIONS

Syntax:

<overlay-declaration> OVERLAY [<absolute-address>] <overlay-expression> ; <absolute-address> ::= POS (<overlay-address>) : ::= <compile-time-integer-formula> (5.1.1)<overlay-address> <overlay-expression> ::= <overlay-string>:... <overlay-string> ::= <overlay-element>,... <overlay-element> ::= <spacer>

/ Kdata-n	ame>
-----------	------

| (<overlay-expression>)

<spacer> ::= W (compile-time-integer-formula) (5.1.1)

<data-name> ::= <item-name> (2.1.1)

| <table-name> (2.1.2)

| \langle block-name \rangle (2.1.4)

Semantics:

- 1) that data objects are to have a specific allocation order
- 2) that certain data objects are to occupy the same memory locations as other data objects
- 3) that certain data objects are to be allocated at a particular absolute memory location

A spacer> in an overlay-string> specifies a number of words to be skipped during allocation.

Constraints:

The allocation permanence of all data objects in an <overlay-declaration</pre> must be the same (i.e., all STATIC or all automatic).

An An <overlay-declaration> outside a <block-declaration> or <block-type-declaration> must not reference data names declared within a block or block type.

An An <overlay-declaration> within a <block-declaration> or <block-type-declaration> must not include an <absolute-address>.

A A <block-declaration> or <block-type-declaration> must not include
an <overlay-declaration> if an <order-directive> is in effect for the
block or block type.

Declarations for all (data-names) in an (overlay-declaration) must precede the (overlay-declaration), and all must be in the same scope.

(Overlay-declarations) cannot be used to specify more than one physical location to any data object.

Names of formal parameters cannot be used in <overlay-declarations>.

Note:

A <data-name> in an <overlay-declaration> cannot be declared in a <constant-declaration>.

2.7 NULL DECLARATIONS

Syntax:

<null-declaration>

::= ;

BEGIN END

Semantics:

A A <null-declaration> has no semantic effect.

- come ...

3.0 PROCEDURES AND FUNCTIONS

Syntax:

<pre><subroutine~declaration></subroutine~declaration></pre>	::=	<pre>⟨procedure-declaration⟩</pre>	(3.1)
	1	<pre><function~declaration></function~declaration></pre>	(3.2)
<pre><subroutine~definition></subroutine~definition></pre>	::=	<pre><pre><pre><pre>dure-definition></pre></pre></pre></pre>	(3.1)
	ŀ	<pre><function-definition></function-definition></pre>	(3.2)
	1	<pre><directive> <subroutine-definition></subroutine-definition></directive></pre>	(9.0)

Semantics:

A Subroutine-definition> contains the executable code for the
subroutine, in addition to declarations for all local data and formal
parameters, as well as definitions of any nested subroutines. A
<subroutine-definition> is said to define the subroutine.

A (subroutine-declaration), on the other hand, is said to declare the subroutine. A (subroutine-declaration) contains the heading of the subroutine and (declarations) for the formal parameters, but it contains no executable code. A (subroutine-declaration) is required in a (ref-specification) for each subroutine that is invoked in a module other than the module containing its definition (see Section 2.5). A (subroutine-declaration) is also required in two other situations: (1) when a subroutine name is declared as a formal parameter (see Section 3.3), and (2) when the name of the subroutine is the same as a (define-name) in an enclosing scope. It is not necessary to provide a (subroutine-declaration) if the subroutine is invoked only in the (module) where it is defined and if its name is not passed as a parameter or used in an enclosing scope as a (define-name).

Constraints:

definition must be the same (unless the (subroutine-declaration) is for a formal parameter).

3.1 PROCEDURES

Syntax:

<pre><pre><pre>cprocedure-declaration></pre></pre></pre>	::=	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	(2.0)
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	::=	<pre><pre><pre>cedure-heading> ; [<directive>] <pre><pre>cprocedure-body></pre></pre></directive></pre></pre></pre>	(9.0)
<pre><pre><pre><pre>ocedure-heading></pre></pre></pre></pre>	::=	PROC <pre> <pre> <pre> frocedure-name [<subroutine-attribute>] [<formal-parameter-list>] </formal-parameter-list></subroutine-attribute></pre></pre></pre>	(3.3)
<pre><subroutine-attribute></subroutine-attribute></pre>	::=	REC	
	1	RENT	
<pre><pre><pre><pre></pre></pre></pre></pre>	::=	<name></name>	(8.2.1)
<pre><pre><pre><pre>ody></pre></pre></pre></pre>	::=	<pre>⟨subroutine-body⟩</pre>	
<subroutine-body></subroutine-body>	::=	<statement></statement>	(4.0)
	t	BEGIN [<declaration>] <statement> [<subroutine-definition>] [<directive>] [<label>] END</label></directive></subroutine-definition></statement></declaration>	(2.0) (4.0) (3.0) (9.0) (4.0)
Semantics:			

Semantics:

A <subroutine-attribute > of REC indicates that the subroutine is potentially recursive, i.e., that at run time, an invocation of the

nadi att

subroutine may be dynamically nested within another invocation of it. If REC is present, physical allocation of locally-declared automatic data will occur dynamically. The data will be allocated and deallocated when the subroutine is entered and exited, respectively. This assures that separate copies of the local data will exist for each successive call in the recursive chain. Locally-declared STATIC data, however, will be allocated once, and the same storage will be used for all calls of that subroutine throughout the <complete-program>.

A (subroutine-attribute) of RENT indicates that the subroutine is re-entrant and may therefore be executed concurrently in a concurrent processing environment. A recursive subroutine is also re-entrant.

Constraints:

A procedure must not be invoked recursively if it is not declared $\ensuremath{\mathsf{REC}}$.

A procedure must not be invoked re-entrantly if it is not declared RENT or REC.

A A <subroutine-body> must contain at least one non-null <statement>
(e.g., RETURN).

3.2 FUNCTIONS

Syntax:

<pre><function-declaration></function-declaration></pre>	::=	<pre><function-heading> ; <declaration></declaration></function-heading></pre>	(2.0)
<pre><function-definition></function-definition></pre>	::=	<pre><function-heading> ; [<directive>] <function-body></function-body></directive></function-heading></pre>	(9.0)
<function~heading></function~heading>	::=	PROC <function-name> [<subroutine-attribute>] [<formal-parameter-list>] <item-type-description></item-type-description></formal-parameter-list></subroutine-attribute></function-name>	(3.1) (3.3) (2.1.1)

<function-name> ::= <name> (8.2.1)

<function-body> ::= \(\subroutine-body \) (3.1)

Semantics:

The <item-type-description> specifies the type of the return value of the function. Within the body of the function, the name of the function may be assigned to as a variable in an <assignment-statement>. When the function is exited, the most recent value assigned to the <function-name> is used as the value of the function. The return value is considered to be allocated as automatic storage (see Section 2.1.5).

Use of the <function-name> in a <formula> within the body of the function is a recursive invocation of the function. Within the body of the function, the <function-name> may also be used as an <actual-input-parameter> in a subroutine call when the corresponding <formal-input-parameter> is a <function-name> (see Section 3.3).

The <function-heading> in a <function-declaration> or <function-definition> may contain a <formal-parameter-list>, which specifies the names that are used in the <function-body> to refer to the corresponding arguments supplied by each call of the function. The syntax, semantics, and constraints for a function's <formal-parameter-list> are the same as for a procedure's <formal-parameter-list>, and are presented in Section 3.3.

The inclusion of an <item-type-description> in the heading of a subroutine indicates that the subroutine is a function.

The <subroutine-attributes> of REC and RENT apply to functions in the same way as for procedures (see Section 3.1).

If execution of the function-body> is completed without executing
a RETURN statement, an ABORT statement, or a GOTO statement whose target
is the name of a formal parameter, an implicit RETURN statement is
executed.

Constraints:

The second secon

The \(\) function-name \> may not be used as an \(\) \(\) \(\) \(\) actual-output-parameter \(\) \(\).

The $\langle function-name \rangle$ is not declarable as a $\langle name \rangle$ within the function body.

A <function-declaration> can contain no <declarations> other than those for the functions formal parameters. <Declarations> of local data appear only in the function's definition.

 \boldsymbol{A} function must not be invoked $^{\cdot}$ ursively if it is not declared REC.

A function must not be invoked re-entrantly if it is not declared RENT or REC.

The <function-name> must be assigned a value before the function is exited.

3.3 PARAMETERS OF PROCEDURES AND FUNCTIONS

Syntax:

<pre><formal-parameter-list></formal-parameter-list></pre>	::=	<pre>([<formal-input-parameter>,] [: <formal-output-parameter>,</formal-output-parameter></formal-input-parameter></pre>	1)
<pre><formal-input-parameter></formal-input-parameter></pre>	::=	<pre>[<parameter-binding>] <input-parameter-name></input-parameter-name></parameter-binding></pre>	
<pre><formal-output-parameter>::=</formal-output-parameter></pre>		<pre>[<parameter-binding>] <output-parameter-name></output-parameter-name></parameter-binding></pre>	
<pre><parameter-binding></parameter-binding></pre>	::=	BYVAL	
	1	BYREF	
	1	BYRES	
<pre><input-parameter-name></input-parameter-name></pre>	::=	<data-name></data-name>	(2.6)
	1	<statement-name></statement-name>	(4.0)
	1	<subroutine-name></subroutine-name>	
<pre><output-parameter-name></output-parameter-name></pre>	::=	<data-name></data-name>	(2.6)
<pre><subroutine-name></subroutine-name></pre>	::=	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	
	1	<function-name></function-name>	(3.2)

Semantics:

Parameters permit subroutines to have locally-declared <names> that correspond to entities whose values can be different for different

calls.

(Formal-input-parameters) and (formal-output-parameters) constitute the formal parameters of the subroutine. When the subroutine is invoked, the formal parameters are associated with a corresponding list of actual parameters supplied in the subroutine call (see Section 4.5).

<formal-input-parameters> transfer values into the
<subroutine-body> from the corresponding <actual-input-parameters>.
<formal-output-parameters> transfer values into the <subroutine-body>
and also transfer values from the <subroutine-body> back to the
corresponding <actual-output-parameters>.

If a formal parameter is a <data-name> it may be bound to the corresponding actual parameter in any of the following ways: by reference, by value, by result, or by value-result. Reference binding means that the actual parameter and the formal parameter denote the same physical object. Any change in the value of the formal parameter entails an immediate change in the value of the actual parameter and vice-versa. Value-result binding means that the formal parameter denotes a separate data object, assigned the value of the actual parameter on entry to the subroutine, and used to assign its value to the actual parameter on normal exit from the subroutine. Since it is a separate data object there is no interaction between it and the actual parameter during execution of the subroutine. Value binding is similar except the actual parameter is not modified on exit from the subroutine. Result binding leaves the value of the formal parameter undefined on entry to the subroutine but is otherwise like value-result binding.

Standard rules for types of binding indicate the effect normally required:

Reference binding shall be used for blocks, tables, and for entries of all except tight tables.

Value binding shall be used for input items and tight table entries.

Value-result binding shall be used for output items and tight table entries.

Explicit $\langle parameter-binding \rangle$ specification affects these rules as follows:

BYREF - reference binding is required. If the actual parameter cannot be passed by reference (such as a badly aligned table item), the compiler shall allocate a temporary

variable, use value or value-result binding as appropriate to pass the parameter between its actual location and the temporary variable, and pass the temporary variable by reference to the subroutine.

BYVAL - reference is prohibited. The parameter shall be passed by value or value-result as appropriate.

BYRES - result binding is required.

An implementation may optimize binding methods provided it guarantees required results both in parameters passed and in side effects, if any.

If the <formal-input-parameter> is a <statement-name>, a GOTO statement with that name as a target will cause the subroutine to be exited without setting any of the value-result parameters. Execution will resume at the statement named in the actual parameter as though the GOTO statement had been executed at the point of the subroutine call.

If the <formal-input-parameter> is a <subroutine-name> the <name> the corresponding actual parameter determines which (subroutinedefinition> to associat**e** with t he formal <subroutine-declaration> on each call. A call to that subroutine via the formal parameter <name> will be treated as if the corresponding actual parameter subroutine had been called from the same environment in <subroutine-name> was originally specified <actual-input-parameter>.

The order of evaluation of actual parameters is unspecified.

In the absence of an <interference-directive>, no interference is assumed within the subroutine between actual parameter data and formal table or block parameters, or between actual parameters and variables accessed directly from within the subroutine.

Constraints:

The same name must not appear more than once in any <formal-parameter-list>.

A (formal-input-parameter) cannot be used in a context in which its value can be altered (e.g., as a target in an (assignment-statement)).

Names of data declared as formal parameters must not be used in declarations>.

Declarations of formal parameters must not contain (allocation-specifiers) or presets.

(External-declarations) of formal parameters are not permitted.

The <subroutine-definition> (and <subroutine-declaration>, if one is present) must contain an explicit <declaration> for each <name> in the <formal-parameter-list>.

For any subroutine call, the number of formal and actual input parameters must be the same, and the number of formal and actual output parameters must be the same.

Declarations of formal parameters cannot be <constant-declarations> or <type-declarations>.

For all table parameters, the types of the formal parameters and those of the corresponding actual parameters must be equivalent (see Section 7.0). This requirement extends to the types and associated attributes of all components, and their allocation order. For all item parameters, the rules for implicit attribute conversion apply (see Section 7.0). Block parameters match under the following conditions: (1) the type and textual order of the components match exactly; (2) an !ORDER directive is either present in both

block-body-parts> in both

blocks have the same effect.

The actual parameter corresponding to a formal input parameter (statement-name) must be a (statement-name). The actual parameter corresponding to a formal input parameter (subroutine-name) must be the name of a subroutine. Parameter types and return value types of formal and actual subroutines must match exactly.

BYRES binding must not be specified for input parameters.

3.4 INLINE PROCEDURES AND FUNCTIONS

Syntax:

Semantics:

An <inline-declaration > causes the object code for the bodies of each of the designated subroutines to be inserted at the point of every call of that subroutine within the scope containing the <inline-declaration >. This will be done instead of inserting code for calling a remote subroutine body.

The effect of the <inline-declaration> extends for just the name scope in which the <inline-declaration> appears. It does not affect calls appearing in enclosing scopes.

If any actual parameters to inline subroutines are constants, inline expansion may cause some formulas in the (subroutine-bodies) to become evaluable at compile time. Compile-time evaluation of these formulas will be performed and any corresponding error messages will be generated as though the programmer had written those formulas directly. Except for the effects of compile-time evaluation, the semantics of inline subroutine expansion are identical to the semantics of the normal, remote subroutine call mechanism.

Inline subroutines may themselves contain (possibly inline) subroutine calls, but they may not contain nested subroutine definitions.

Inline subroutine names may be used as actual parameters, but a call to the matching formal parameter name will result in a closed rather than inline invocation (even if the actual parameter is an inline subroutine).

Constraints:

Names of subroutines whose definitions appear in another module cannot be used in <inline-declarations>.

Formal parameters cannot be declared to be inline.

It is illegal to have an inline subroutine invocation of a subroutine that is already being expanded inline.

Formal parameters of inline subroutines cannot be used in contexts where the syntax requires a compile-time formula.

3.5 MACHINE-SPECIFIC PROCEDURES AND FUNCTIONS

Semantics:

Each compiler implementation may provide a set of procedures and functions that are intrinsically recognized by the compiler. These procedures and functions shall typically encompass operations that are not directly provided by the language. They may be implemented as subroutines or via inline code, whichever is suitable. The use of inline code is particularly suitable as a vehicle for invoking single machine instructions which are peculiar to the target machine.

In general, a subroutine will be provided for machine instructions whose execution would otherwise be unobtainable through the language. It is not intended that every target machine instruction be supported as a machine-specific procedure or function. Subroutines will, however, be provided for machine-specific instructions whose meaning is expressible in the language (e.g., "load status word", "test condition code"), as well as instructions for which a J73 subroutine could be are directly implemented by target-machine written but which instructions (e.g., "sine", "matrix multiply", or "rotate length-32 bitstring", etc.). Such subroutines will be defined at system scope and hence their names will be redefinable in inner scopes. Such subroutines will be invoked in the same way as other subroutines (see Sections 4.5 and 6.3). The particular parameters to such subroutines subroutine-dependent.

Implementation requirements for each such subroutine include specification of the operation to be performed and of the rules for each formal parameter, including both its JOVIAL attributes and how it is used. The compiler shall generate code to use the parameters and perform the specified operation.

4.0 STATEMENTS

Syntax:

<statement></statement>	::=	[<directive>] [<label>] <simple-statement></simple-statement></label></directive>	(9.0)
	ı	[<directive>] [<label>] <pre><compound-statement></compound-statement></pre></label></directive>	(9.0)
<simple-statement></simple-statement>	::=	<assignment-statement></assignment-statement>	(4.1)
	ŀ	<loop-statement></loop-statement>	(4.2)
	ı	<if-statement></if-statement>	(4.3)
	ı	<case-statement></case-statement>	(4.4)
	ł	<pre><pre><pre><pre>call-statement></pre></pre></pre></pre>	(4.5)
	1	<return-statement></return-statement>	(4.6)
	t	<pre><goto~statement></goto~statement></pre>	(4.7)
	1	<exit~statement></exit~statement>	(4.8)
	i	<stop~statement></stop~statement>	(4.9)
	ı	(abort-statement)	(4.10)
	1	<pre><null-statement></null-statement></pre>	
<null-statement></null-statement>	::=	;	
	1	BEGIN [<label>] END</label>	
<label></label>	::=	<pre><statement-name> :</statement-name></pre>	
<statement-name></statement-name>	::=	<name></name>	(8.2.1)
<pre><compound-statement></compound-statement></pre>	::=	BEGIN <statement> [<directive>] [<label>] END</label></directive></statement>	(9.0)

Semantics:

A A <compound-statement> permits a sequence of <statements> to be used in contexts requiring a single <statement>.

A <null-statement> results in no operation.

A <label> is used to attach a <statement-name> to a <statement>. A <label> that is attached to the END of a <compound-statement> or <null-statement> is treated as if a no operation <statement> followed the <label>.

4.1 ASSIGNMENT STATEMENTS

Syntax:

<variable-list> ::= <variable>,... (6.1)

Semantics:

An <assignment-statement> causes the value of the <formula> to the right of the equal sign to be assigned to the <variables> to the left of the equal sign.

In performing the assignment, the <formula is evaluated first. Then, the leftmost variable is evaluated and the value of the formula is assigned to that variable. Next, the second-to-the-left variable is evaluated and the value of the formula is assigned to it. This sequence of evaluations continues until the list of variables is exhausted. If necessary and permitted (see Section 7.0), the value of the formula is implicitly converted to the type of the variable being assigned to. For numeric values, the value is rounded or truncated according to the <pre><rund-or-truncate</pre> attribute of each variable being assigned to (see Sections 2.1.1.2 and 2.1.1.3).

Constraints:

The type of the <formula> must match or be implicitly convertible to that of each of the <variables> according to the rules given in Section 7.0.

All $\langle variables \rangle$ in the $\langle variable-list \rangle$ must be of the same type class.

None of the (variables) may be (formal-input-parameters).

Note:

Assignment semantics and constraints apply to presets (Section 2.1.6), assignments to (control-items) in (loop-statements) (Section 4.2), and some types of actual/formal parameter correspondence (Section 3.3).

Since the implemented precision of packed fixed point table items may be less than the implemented precision of an unpacked item having the same fixed type, and since rounding and truncation are performed with respect to implemented precision, assignment to packed table items may change the value being assigned (see Section 7.0).

4.2 LOOP STATEMENTS

Syntax:

<loop-statement></loop-statement>	::=	<loop-type> <controlled-statement></controlled-statement></loop-type>	
<loop-type></loop-type>	::=	<while-clause></while-clause>	
	ı	<for-clause></for-clause>	
<pre><controlled-statement></controlled-statement></pre>	::=	<statement></statement>	
<pre><while-clause></while-clause></pre>	::=	WHILE (boolean-formula);	(5.2.2)
⟨for-clause⟩	::=	FOR <control-item> : <control-clause> ;</control-clause></control-item>	
<control-item></control-item>	::=	<pre><control-variable></control-variable></pre>	
	ì	<pre><control-letter></control-letter></pre>	
<control-variable></control-variable>	::=	<item-name></item-name>	(2.1.1)
<control-letter></control-letter>	::=	<letter></letter>	(8.1)
<pre><control-clause></control-clause></pre>	;;=	<pre><initial-value> [<continuarion>]</continuarion></initial-value></pre>	

<pre><initial-value></initial-value></pre>	::=	<formula></formula>	(5.0)
<pre><continuation></continuation></pre>	;;=	<pre><by-or~then phrase=""> [<while-phrase>]</while-phrase></by-or~then></pre>	
	1	<pre><while~phrase> [<by-or-then-phrase>]</by-or-then-phrase></while~phrase></pre>	
 dy-or-then-phrase>	::=	 dy-phrase>	
	1	<then-phrase></then-phrase>	
 by-phrase>	::=	BY <by-formula></by-formula>	
 dy-formula>	::=	<pre><numeric-formula></numeric-formula></pre>	(5.1)
<then-phrase></then-phrase>	::=	THEN <formula></formula>	(5.0)
<pre><while-phrase></while-phrase></pre>	:;=	WHILE <boolean-formula></boolean-formula>	(5.2.2)

Semantics:

A $\langle loop\mbox{-statement} \rangle$ provides for the iterative execution of a statement.

If the <while-clause> form of the <loop-statement> is used, the <controlled-statement> is executed until the value of the

<br/

If the (for-clause) form is used, the value of (control-item) determines the number of iterations. If the (control-item) is an (item-name), its type is as specified in its (declaration), and that (item-name) may be used for purposes other than loop control before and after the loop. After execution of the loop concludes, the value of the (item-name) is the last value it received in the (loop-statement). If the (control-item) is a (letter), the (for-clause) constitutes an implicit declaration of the (control-item), and its value is inaccessible prior to the start of the (loop-statement) and after the (loop-statement) concludes. Its type is that of the (initial-value). Its scope is the (loop-statement) itself; hence, another loop statement may use the same (letter) as a (control-item) (except as prohibited in Constraints) and no conflict will result.

The actions of the <loop-statement> with a <for-clause> are as specified by the following algorithm:

- Step 2: The <boolean-formula> in the <while-phrase> (if present) is evaluated. If it is FALSE, execution of the <loop-statement> concludes.
- Step 3: The (controlled-statement) is executed.

The <control-item> may be used in a <formula> in the <control-clause> and in the <controlled-statement>.

Execution of the <loop-statement> concludes if control is passed to another statement by means of a GOTO, RETURN, EXIT, STOP, or ABORT statement.

Constraints:

If the <code><control-item></code> is a <code><letter></code>, it must not be used in the <code><controlled-statement></code> or <code><control-clause></code> in any context in which its value can be altered (e.g., as an <code><actual-output-parameter></code> or as a target in an <code><assignment-statement></code>). If the <code><control-item></code> is an <code><item-name></code>, assignments to it in the <code><controlled-statement></code> are not prohibited, but will result in a warning message.</code>

A <label> in a <controlled-statement> cannot be used as the <statement-name> in a <goto-statement> or <abort-phrase> that is outside the <controlled-statement> or as an <actual-input-parameter> in a subroutine invocation that is outside the <controlled-statement>.

The <initial-value>, <by-formula> and <then-formula> must match or be implicitly convertible to the type of the <control-item> (see Section 7.0). Further, the sum of the <by-formula> and the <control-item> must match or be implicitly convertible to the type of the <control-item>. The <initial-value> cannot be of type table.

The

type formula> (if present) must have type and value such that it may be legally added to the <control-item> according to the rules of Sections 5.1.1, 5.1.2, and 5.1.3.

If the <control-item> is a <control-letter>, the <initial-value> must not be a <status-constant> that belongs to more than one type (unless the <status-constant> is disambiguated by an explicit conversion -- see Section 7).

The (control-letter) in a (loop-statement) may not be the same as

the (control-letter) of any enclosing (loop-statement).

A

A

theformula> cannot be implicitly converted to the

the

the converted to the

the converted to the conver

4.3 IF STATEMENTS

Syntax:

<if-statement></if-statement>	::=	<pre>IF <boolean-formula> ; <conditional-statement> [<else-clause>]</else-clause></conditional-statement></boolean-formula></pre>	(5.2.2)
<pre><conditional~statement></conditional~statement></pre>	::=	<statement></statement>	(4.0)
⟨else-clause⟩	::=	<pre>[<directive>] ELSE <statement></statement></directive></pre>	(9.0) (4.0)

Semantics:

An <if-statement> provides for conditional execution of a statement depending on the value of its <boolean-formula>.

If the (boolean-formula) has a value that is known at compile time, conditional compilation (see Section 1.2.4) will occur.

Constraints:

(Directives) preceding ELSE must be text directives (Section 9.2) or listing directives (Section 9.7).

A (hit-formula) cannot be implicitly converted to the

Note:

4.4 CASE STATEMENTS

Syntax:

<case~statement></case~statement>	::=	<pre>CASE <case-selector-formula> ; [<directive>] BEGIN <case-body> [<label>] END</label></case-body></directive></case-selector-formula></pre>	(9.0) (4.0)
<pre><case-selector-formula></case-selector-formula></pre>	::=		(5.1.1)
	1	 ⟨bit-formula⟩	(5.2)
	1	<pre><character-formula></character-formula></pre>	(5.3)
	t	<status-formula></status-formula>	(5.4)
<case-body></case-body>	::=	<pre>⟨case-alternative⟩</pre>	
<pre><case-alternative></case-alternative></pre>	::=	<pre>[<directive>] <case-index-group></case-index-group></directive></pre>	(9.0)
		<pre><case=index-group <statement=""> [FALLTHRU]</case=index-group></pre>	(4.0)
	ī	<default-option></default-option>	
<default-option></default-option>	::=	<pre>[<directive>] (DEFAULT) :</directive></pre>	(9.0)
		(statement) [FALLTHRU]	(4.0)
<case-index-group></case-index-group>	; ;=	(<case-index>,) :</case-index>	
<case-index></case-index>	::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
	l	<pre><compile-time-bit-formula></compile-time-bit-formula></pre>	(5.1.2)
	1	<pre><compile-time-character- formula=""></compile-time-character-></pre>	(5.1.3)

// (compile-time-status-formula) (5.4)

| <lower-bound> : (2.1.2.1)

<upper-bound> (2.1.2.1)

Semantics:

Whereas an <if-statement> provides for the optional execution of either of two statements, a <case-statement> provides for a choice of executing one or more of a number of statements. (The possible choices are represented by the various <case-alternatives>).

The particular <case-alternative> is selected according to the value of <case-selector-formula>. Several values of the <case-selector-formula> may select the same <case-alternative>.

With the exception of the <default-option>, each <case-alternative> is headed by a <case-index-group> that designates the possible values of the <case-selector-formula> that after being implicitly converted (if necessary) to the type of the <case-selector-formula>, cause that particular <case-alternative> to be selected for execution. Each <case-index> can designate either a single value or, for integer and status selector types, a closed range of values bounded by <lower-bound> and <up>and <up>caper-bound>.

If the value of the <case-selector-formula> does not correspond to a <case-index> value, the <statement> in the <default-option> is executed.

If FALLTHRU is not present after a selected <statement>, execution of the <case-statement> concludes after that <statement> is executed. If FALLTHRU is present after the selected <statement>, the <statement> in the textually-succeeding <case-alternative> is then executed. Control continues to "fall through" to subsequent <case-alternatives>, until a case-alternative with no FALLTHRU is executed or until the END of the <case-statement> has been reached.

If the value of the (case-selector-formula) is known at compile time, conditional compilation (see Section 1.2.4) will occur for all unselected alternatives that cannot be reached via FALLTHRU semantics.

Constraints:

No two Case-alternatives
within the same case-statement
can be
associated with identical (case-index
values.

If a <default-option> is not present, the value of the <case-selector-formula> must be represented by a <case-index>.

The <upper-bound> in a <case-index> must be greater than or equal to the <lower-bound>.

Within a <case-statement>, at most one <default-option> may be used as a <case-alternative>.

Note:

4.5 PROCEDURE CALL STATEMENTS

Syntax:

<pre><pre><pre><pre><pre><pre><pre>statement></pre></pre></pre></pre></pre></pre></pre>	::=	<pre><user-defined-procedure-call></user-defined-procedure-call></pre>		
<pre><user-defined-procedure- call=""></user-defined-procedure-></pre>	1	<pre><machine-specific-procedure-call></machine-specific-procedure-call></pre>		
	::=	<pre><pre><pre><pre><pre>{cactual-parameter+list>} [<abort-phrase>] ;</abort-phrase></pre></pre></pre></pre></pre>	(3.1)	
<actual-parameter-list></actual-parameter-list>	::=	<pre>({<actual-input-parameter>,} [: <actual-output-parameter>,</actual-output-parameter></actual-input-parameter></pre>	. 1)	
<pre><actual-input-parameter></actual-input-parameter></pre>	::=	<formula></formula>	(5.0)	
	1	<statement-name></statement-name>	(4.0)	
	1	<pre><function-name></function-name></pre>	(3.2)	
	t	<pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre>	(3.1)	

	1	 <block-name></block-name>	(2.1.4)
	1	<pre><block-dereference></block-dereference></pre>	(6.1)
	1	<pre><nested-block></nested-block></pre>	
<pre><nested-block></nested-block></pre>	::=	<pre><block-name> [<block-dereference>]</block-dereference></block-name></pre>	(2.1.4) (6.1)
<pre><actual-output-< pre=""></actual-output-<></pre>		~	
parameter>	::=	(variable)	(6.1)
	1	<block-name></block-name>	(2.1.4)
	1	<block-dereference></block-dereference>	(6.1)
	1	<nested-block></nested-block>	
<abort-phrase></abort-phrase>	::=	ABORT <statement-name></statement-name>	(4.0)
<pre><machine-specific- procedure-call=""></machine-specific-></pre>	::=	<pre><pre><pre><pre>cedure-name> [<actual-parameter-list>] ;</actual-parameter-list></pre></pre></pre></pre>	(3.1)

Semantics:

A A call-statement> causes invocation of a procedure and
the association of formal parameters with actual parameters according to
the rules given in Section 3.3.

A <machine-specific-procedure-call> causes invocation of a machine-specific procedure (see Section 3.5).

A <nested-block> is a block contained in another block. If the <block-name> was declared in a <block-type-declaration>, the <block-dereference> references the particular block from which the nested block is to be obtained.

Constraints:

Actual parameters in the ⟨procedure-call-statement⟩ must match the formal parameters of the called procedure in number, kind, and parameter list position, according to the rules given in Section 3.3.

<statement-name> i n <abort-phrase> an (actual-input-parameter) must be known in the scope in which the that is in another module or in an enclosing subroutine or that was in unselected text in conditional compilation. It cannot be the name of a statement that is in a (controlled-statement) unless the call-statement> itself 1s within that same <controlled-statement>.

4.6 RETURN STATEMENTS

Syntax:

<return-statement>

::= RETURN ;

Semantics:

The effect of a <return-statement> is to terminate the execution of a subroutine, set any parameters that have value-result semantics, and return control to the point following the invocation of the subroutine. If the <return-statement> is in a <function-body>, the current value of the <function-name> becomes the value of the function call.

If the subroutine containing the <return-statement> is nested within any enclosing subroutines, only the innermost subroutine is terminated.

Constraint:

The $\langle \text{return-statement} \rangle$ can appear only within the body of a subroutine.

4.7 GOTO STATEMENTS

Syntax:

<goto-statement> ::= GOTO <statement-name> ; (4

Semantics:

A <goto-statement> causes control to be transferred to the statement named by the specified <statement-name>.

When the <statement-name> is a formal statement-name parameter, the effect of a <goto-statement> is equivalent to returning from the current subroutine invocation without certing value-result parameters and then executing a rigotal statement> at the point of the subroutine's

٠.

invocation.

Constraints:

The <statement-name> must be known in the scope in which the <goto-statement> appears. Further, the <statement-name> must not be the <label> of a statement that is in an enclosing subroutine or in another module. It cannot be the <label> of a statement in a <controlled-statement> unless the <goto-statement> is itself within that same <controlled-statement>.

4.8 EXIT STATEMENTS

Syntax:

<exit-statement>

:: * EXIT ;

Semantics:

An <exit-statement> causes execution of the immediately enclosing <loop-statement> to terminate. Its effect is the same as a GOTO statement that transfers control out of the <controlled-statement> to the point following the end of the <loop-statement>.

Constraint:

The <exit-statement> can appear only in a <controlled-statement>.

4.9 STOP STATEMENTS

Syntax:

<stop-statement> ::= STOP [<integer-formula>]; (5.1.1)

Semantics:

A ctop=statement> causes execution of the <complete=program> to
terminate. If a <stop=statement> is executed within a
<subroutine=body>, the value=result <actual=output=parameters> of any
subroutine whose call is still active will not be set.

The value of the optional (integer-formula) in a (stop-statement) is made available to the environment in which the J73 program is executing, where its semantics are implementation-dependent. Absence of an (integer-formula) implies the value is not determined.

Constraint:

The range of legal values of the (integer-formula) is MINSTOP through MAXSTOP.

4.10 ABORT STATEMENTS

Syntax:

<abort-statement>

::= ABORT ;

Semantics:

5.0 FORMULAS

Syntax:

<formula></formula>	:;=	<pre><rmmeric=formula></rmmeric=formula></pre>	(5.1)
	1	 obit formula>	(5.2)
	1	Columnation Cornellas	(5.3)
	1	<pre><cratus=formula></cratus=formula></pre>	(5.4)
	1	(pointer-formula)	(4.5)
	!	Cable-formula>	(5.6)
<pre><compile=time=formula></compile=time=formula></pre>	::=	Community formula>	(5.1)
	ì	solythe time but forcida>	(5.2)
	1	Kee pile tire character-formula>	(5.3)
	i	Coompile time status formula>	(5.4)
	1	Compile time pointer termula>	(5.5)

Semantics:

<Formulas> repre ent values. Each (formula> has associated with it
a type class and appropriate attributes.

A $\mbox{\tt Compile-time-formula}\mbox{\tt is a }\mbox{\tt Compute}\mbox{\tt whose value is computed and used at compile time.}$

All compile-time computations are performed using the range and precision parameters of the target machine.

The following constructions yield values at compile time.

- Data declared in Constant-Item declarations>, except for constant items whose type class is pointer.
- The functions LBOUND, FIRST, and LAST, regardless of their arguments; the function UBOUND, provided its argument is not a table with * dimensions; the functions NEXT, BIT, BYTE, SHIFTL, SHIFTR, ABS, and SGN, provided their arguments are known at compile time; the function NWDSEN, provided its argument does not contain a

reference to a name whose declaration is not completed prior to the point at which the function appears; the functions BITSIZE, BYTESIZE, and WORDSIZE, provided (1) their arguments are known at compile time, (2) their arguments do not contain references to names whose declarations are not completed prior to the points at which the functions appear, and (3) their arguments are not blocks and are not tables with * dimensions.

- 3. All operator-operand combinations other than dereferencing, indexing, and assignment, provided the operands have values that are known at compile time.
- 4. All type conversions except REP, provided the value of the (formula) being converted is known at compile time.
- 5. All machine parameters.
- 6. All <status~constants>.
- 7. All (literals).

The following values are not known at compile time:

- 1. Constant items whose type class is pointer.
- 2. Constant tables and their components.
- 3. All data declared without the word CONSTANT.
- 4. The LOC function, regardless of its argoment; the function UROUND, if its argoment is a table with * dimensions; the functions NEDT, BIT, BYTE, Selkil, SHIFTR, ABS, and SGN, if they have one or more arguments whose values are not known at compile time, the function NWDSEN, if its argument is a name where declaration is not completed prior to the point at which the function appears; the functions EITSIZE, militalize, and WORDSIZE, if (1) their arguments have values that are not known at compile time, (2) their as a costs a stain references to names whose declarations are of as a spear, or (3) their arguments are blocks or tables with * *** Finensions**
- 5. All operator-operand with others that have one or more evaluated operands a continuous are of known at compile time.

- 6. The REP conversion.
- Any value arrived at via a (statement).
- 8. Dereferenced or subscripted values.

Any value known at compile time may also be used as a run-time value.

5.1 NUMERIC FORMULAS

Syntax:

<pre><numeric-formula></numeric-formula></pre>	::=	<integer-formula></integer-formula>	(5.1.1)
	1	<floating-formula></floating-formula>	(5.1.2)
	1	<fixed-formula></fixed-formula>	(5.1.3)
<pre><compile-time-numeric-formul< pre=""></compile-time-numeric-formul<></pre>	a>::=	<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	(5.1.1)
	t	<pre><compile-time-floating~formula;< pre=""></compile-time-floating~formula;<></pre>	>(5.1.2)
	1	<pre><compile-time-fixed-formula></compile-time-fixed-formula></pre>	(5.1.3)

Semantics:

A A formula represents a numeric value.

A Compile-time-numeric-formula> represents a numeric value that is
known at compile time (see Section 5.0).

5.1.1 INTEGER FORMULAS

Syntax:

<pre><integer-formula></integer-formula></pre>	::=	[<sign>] <integer-term></integer-term></sign>	(8.3.1)
	1	<pre><integer-formula> <plus-or-minus> <integer-term></integer-term></plus-or-minus></integer-formula></pre>	(8.2.3)
<pre><integer-term></integer-term></pre>	;:=	<pre><integer-factor></integer-factor></pre>	
	1	<pre><integer-term> <multiply-divide-or-mod> <integer-factor></integer-factor></multiply-divide-or-mod></integer-term></pre>	(8.2.3)

<pre><integer-factor></integer-factor></pre>	::=	<pre><integer-primary></integer-primary></pre>	
	I	<pre><integer-factor> ** <integer-primary></integer-primary></integer-factor></pre>	
<pre><integer-primary></integer-primary></pre>	::=	<pre><integer-literal></integer-literal></pre>	(8.3.1)
	1	<pre><integer-machine- parameter=""></integer-machine-></pre>	(1.4)
	1	<pre><integer-variable></integer-variable></pre>	
	ı	<pre><named-integer-constant></named-integer-constant></pre>	
	ı	<pre><integer-function-call></integer-function-call></pre>	
	ł	(<integer-form 'a="">)</integer-form>	
	1	<pre><integer-conversion> (<formula>)</formula></integer-conversion></pre>	(7.0) (5.0)
<pre><integer-variable></integer-variable></pre>	::=	<variable></variable>	(6.1)
<pre><named-integer-constant></named-integer-constant></pre>	::=	<pre><named-constant></named-constant></pre>	(6.2)
<pre><integer-function-call></integer-function-call></pre>	::=	<function-call></function-call>	(6.3)
<pre><compile-time-integer-formula></compile-time-integer-formula></pre>	::=	<pre><integer-formula></integer-formula></pre>	

Semantics:

An integer-formula> represents a value whose type class is
integer, i.e., S or U.

The integer operators are +, -, *, /, MOD, and **, which denote addition, subtraction, multiplication, division, modulus, and exponentiation, respectively.

The type of a formula composed of an integer operator and two operands is S NN-1, where NN is the actual number of bits that would be supplied by the implementation for a signed an integer (item-declaration) whose size attribute is the larger of the size attributes of the two operands. The type of an (integer-formula) consisting of a (sign) and an (integer-term) is S NN-1, where NN is the actual number of bits that would be supplied for a signed integer (item-declaration) whose size attribute is that of the (integer-term).

The quotient of two integers is first computed exactly and then truncated to an integer result. Truncation will be toward zero.

The modulus of two integers, AA MOD BB, is equivalent to AA - (AA/BB)*BB.

the value produced by integer exponentiation to a positive power is the same as that produced by repeated multiplication.

The value produced by integer exponentiation to a negative power is 1 / (base ** abs (power)) and in most cases is zero.

Constraints:

The value of an (integer-formula) with size attribute SS must lie in the range MININT(SS) through MAXINT(SS).

An <integer-variable>, <named-integer-constant>, or <integer-function-call> must be an integer (S or U) type.

A <compile-time-integer-formula> must be a <integer-formula> whose value is known at compile-time (see Section 5.0).

The right operand of / and MOD must be non-zero.

Note:

R and T used in an explicit conversion (see Section 7.0) do not affect the value of integer division.

5.1.2 FLOATING FORMULAS

Syntax:

<floating-formula></floating-formula>	::=	[<sign>] <floating-term></floating-term></sign>	(8.3
	1	<pre><floating-formula> <plus-or-minus> <floating-term></floating-term></plus-or-minus></floating-formula></pre>	(8.2.3)
<floating-term></floating-term>	::=	<floating~factor></floating~factor>	
	1	<pre><floating-term> <multiply-or-divide> <floating-factor></floating-factor></multiply-or-divide></floating-term></pre>	(8.2.3)
<floating-factor></floating-factor>	::=	<floating-primary></floating-primary>	
	1	<floating-factor> ** <floating-primary></floating-primary></floating-factor>	

	1	<pre><floating-factor> ** <integer-primary></integer-primary></floating-factor></pre>	(5.1.1)
<floating-primary></floating-primary>	::=	<floating-literal></floating-literal>	(8.3.1)
	1	<pre><floating-machine-paramete< pre=""></floating-machine-paramete<></pre>	r>(1.4)
	1	<floating-variable></floating-variable>	
	ţ	<pre><named-floating-constant></named-floating-constant></pre>	
	ı	<floating-function-call></floating-function-call>	
	í	(<floating-formula>)</floating-formula>	
	1	<floating-conversion> (<formula>)</formula></floating-conversion>	(7.0) (5.0)
<floating-variable></floating-variable>	::=	<variable></variable>	(6.1)
<pre><named-floating-constant></named-floating-constant></pre>	::-	<pre><named-constant></named-constant></pre>	(6.2)
<floating-function-call></floating-function-call>	::=	<function-call></function-call>	(6.3)
<pre>Compile-time-floating-formul</pre>	a>::=	<floating-formula></floating-formula>	

Semantics:

A <floating-formula> represents a value whose type class is float.

The floating operators are +, -, *, /, and **, which denote addition, subtraction, multiplication, division, and exponentiation respectively. In exponentiation with a <floating-factor>, a floating value is produced in all cases.

The precision attribute of a <floating-formula is that of the formula's most precise floating operand. The operand of a <floating-conversion is first computed according to the default rules, and then converted to the specified floating type (see Section 7.0).

Constraints:

The value of a <floating-formula> with precision PP must lie in the range FLOATUNDERFLOW (II) through MAXFLOAT (II) or the range MINFLOAT (II) through -FLOATUNDERFLOW (II) or be zero, where II = IMPLFLOATPRECISION(PP).

A <floating-variable>, <named-floating-constant>, or <floating-function-call> must be a floating type.

A <compile-time-floating-formula> must be a <floating-formula> whose value is known at compile time (see Section 5.0).

For exponentiations where the right operand is a <floating-primary>, the left operand must not be negative.

Exponentiation of an integer base to a floating power cannot be performed. Either the base must be converted to floating or the power must be converted to integer.

The divisor must be non-zero.

Note:

The round or truncate attribute associated with variables or constant names does not affect the computation of floating formula results. Floating formulas are evaluated in an implementation-dependent manner with respect to how exact results are approximated to the implemented precision.

5.1.3 FIXED FORMULAS

Syntax:

<fixed-formula></fixed-formula>	::=	[<sign>] <fixed-term></fixed-term></sign>	(8.3.1)
	1	<fixed-formula> <plus-or-minus> <fixed-term></fixed-term></plus-or-minus></fixed-formula>	(8.2.3)
<fixed-term></fixed-term>	::=	<fixed-factor></fixed-factor>	
	1	<fixed-term> * <fixed-factor></fixed-factor></fixed-term>	
	1	<pre><integer-term> * <fixed-factor></fixed-factor></integer-term></pre>	(5.1.1)
	1	<fixed-term> <multiply-or-divide></multiply-or-divide></fixed-term>	(8.2.3)

•		<pre><integer-factor></integer-factor></pre>	(5.1.1)
<fixed-factor></fixed-factor>	::=	<fixed-literal></fixed-literal>	(8.3.1)
	ı	<pre><fixed-machine-parameter></fixed-machine-parameter></pre>	(1.4)
	ı	<fixed-variable></fixed-variable>	
	ı	<pre><named-fixed-constant></named-fixed-constant></pre>	
	I	<fixed-function-call></fixed-function-call>	
	1	(<fixed-formula>)</fixed-formula>	
	l	<pre><fixed-conversion> (<fixed-term> / <fixed-factor>)</fixed-factor></fixed-term></fixed-conversion></pre>	(7.0)
	1	<pre><fixed-conversion> (<integer-term> / <fixed-factor>)</fixed-factor></integer-term></fixed-conversion></pre>	(7.0)
	1	<fixed-conversion> (<formula>)</formula></fixed-conversion>	(7.0) (5.0)
<fixed-variable></fixed-variable>	::=	<variable></variable>	(6.1)
<pre><named-fixed-constant></named-fixed-constant></pre>	::=	<pre><named-constant></named-constant></pre>	(6.2)
<fixed-function-call></fixed-function-call>	::=	<function-call></function-call>	(6.3)
<pre><compile-time-fixed-formula></compile-time-fixed-formula></pre>	::=	<fired-formula></fired-formula>	

Semantics:

A <fixed-formula> represents a fixed point value.

The fixed point operators are +, -, *, and /, which denote addition, subtraction, multiplication, and division, respectively. rules specifying the result type of these operators guarantee that, in general, exact results are produced. The specific rules are given below for each operator. In these rules, Sn, Fn, and Pn refer to the scale, fraction part, and precision of an operand or result and n is 1, 2, or R to indicate the first operand, second operand, or result, respectively.

For addition and subtraction, the default type of the result is:

SR = S1 = S2FR = Max (F1,F2)

PR = Max (P1, P2)

For multiplication, there are two cases:

1. When one operand is an integer, the result scale and precision is that produced by successive addition, i.e.,

SR = Sa

PR = Pa

FR = Fa

where Sa, Fa, and Pa represent the scale, fraction, and precision values of the fixed point operand.

When both operands are fixed point types, the type of the result is:

SR = S1 + S2

PR = P1 + P2

FR = F1 + F2

If PR is larger than MAXFIXEDPRECISION or if SR does not lie in the range - 127 through + 127, then the product must be explicitly converted to a valid fixed point scale and precision (see Section 7.0).

For division, there are also two cases:

- When dividing a fixed point value by an integer, the scale and precision of the result are the scale and precision of the numerator. Truncation will be toward zero.
- 2. When both operands are fixed point values or when an integer is divided by a fixed point value, the result is exact and must be explicitly converted to a programmer specified scale and precision (see Section 7.0).

The default result type of a <fixed-formula> containing a <sign> as a prefix operator is the type of the operand.

The result type of a <fixed-factor> that is a <fixed-variable>, <named-fixed-constant>, or <fixed-function-call> is the type specified in their respective variable, constant, or function declarations.

The type of a <fixed-literal> is contextually determined (see Section 8.3.1).

The result type of a <fixed-formula> enclosed in parentheses is the type of the enclosed <fixed-formula>.

The result type of a <fixed-factor> containing a <fixed-conversion> is the type specified by the <fixed-conversion>. If the operand of the <fixed-conversion> is a <fixed-term> or <fixed-formula>, the infix or unary operator is evaluated exactly, and the mathematically-defined result is converted to the specified fixed type.

Constraints:

Except for the operand of a <fixed-conversion>, the value of a <fixed-formula> whose scale is SS and whose fraction attribute is FF must lie in the range MINFIXED(SS,PP-SS) through MAXFIXED(SS,PP-SS), where PP = IMPLFIXEDPRECISION (SS,FF).

A <fixed-variable>, <named-fixed-constant>, and <fixed-function-call> must have been declared as fixed types.

Operands of fixed point addition or subtraction must have identical scales.

A Compile-time-fixed-formula> must be a <fixed-formula> whose
value is known at compile time (see Section 5.0).

The divisor must be non-zero.

Note:

MOD and ** a a not defined for fixed point operands.

5.2 BIT FORMULAS

Syntax:

 dit-formula>	::=	<pre><!--ogical-operand--> [<logical-continuation>]</logical-continuation></pre>	
	ı	NOT <logical-operand></logical-operand>	
<pre><logical-operand></logical-operand></pre>	::=	 dit-primary>	
	t	<pre><relational-expression></relational-expression></pre>	(5.2.1)
<bit-primary></bit-primary>	::=	<bit-literal></bit-literal>	(8.3.2)
	1	<boolean-literal></boolean-literal>	(8.3.3)
	1	<pre><bit-variable></bit-variable></pre>	

	1	<pre><named-bit-constant></named-bit-constant></pre>	
	l	<pre>⟨bit-function-call⟩</pre>	
	1	(<bit-formula>)</bit-formula>	
	i	<pre></pre>	(7.0) (5.0)
<pre><logical-continuation></logical-continuation></pre>	::=	<pre><and-continuation></and-continuation></pre>	
	ŀ	<pre>⟨or-continuation⟩</pre>	
	1	<pre><xor-continuation></xor-continuation></pre>	
	1	<eqv-continuation></eqv-continuation>	
<pre><and~continuation></and~continuation></pre>	::=	AND <logical-operand></logical-operand>	
<pre>⟨or-continuation⟩</pre>	::=	OR <logical operand=""></logical>	
<pre><xor~continuation></xor~continuation></pre>	::=	XOR <logical-operand></logical-operand>	
<pre><eqv-continuation></eqv-continuation></pre>	::=	EQV <logical-operand></logical-operand>	
<bit-variable></bit-variable>	::=	<variable></variable>	(6.1)
<pre><named-bit-constant></named-bit-constant></pre>	::=	<pre><named-constant></named-constant></pre>	(6.2)
<pre>⟨bit-function-call⟩</pre>	; :=	<function-call></function-call>	(6.3)
<pre><compile-time~bit-formula></compile-time~bit-formula></pre>	::=	 dit-formula>	

Semantics:

A
bit-formula> represents a value whose type class is bit. Its
size is the number of bits comprising its value.

If the <bit-formula> is composed of <logical-operands> and one or more of the logical operators AND, OR, XOR, and EQV, the size of the result is the size of the longest operand. Shorter operands are padded on the left with zeros as necessary. Note that the syntax requires explicit parentheses for all <bit-formulas> containing two or more of these operators, unless the operators are identical.

NOT produces a value that is the logical complement of its operand. AND, OR (inclusive or), XOR (exclusive or), and EQV (equivalence) perform their usual logical function on their two operands on a bit-by-bit basis. If both operands have a size of one bit and the value

of the left operand is such that the result of the operator can be determined, evaluation is "short-circuited", i.e., the right operand will not be evaluated and need only satisfy semantic constraints that can always, even in the most general case, be verified without evaluating the operand (e.g., the operand need not satisfy the division by zero constraint if it is not evaluated).

Constraints:

A (bit-variable) must be a (variable) whose type class is bit.

A $\langle named-bit-constant \rangle$ must be a $\langle named-constant \rangle$ whose type class is bit.

A $\langle bit-function-call \rangle$ must be a $\langle function-call \rangle$ whose result value is bit.

A <compile-time-bit-formula> must be a <bit-formula> whose value is known at compile time (see Section 5.0).

5.2.1 RELATIONAL EXPRESSIONS

Syntax:

			(5
<pre><relational-expression></relational-expression></pre>	::=	. 3	(5.1.1)
		<relational-operator></relational-operator>	(8.2.3)
		<pre><integer-formula></integer-formula></pre>	(5.1.1)
	1	<floating-formula></floating-formula>	(5.1.2)
		<relational-operator></relational-operator>	(8.2.3)
		<floating-formula></floating-formula>	(5.1.2)
	i	<fixed-formula></fixed-formula>	(5.1.3)
	•	<relational-operator></relational-operator>	(8.2.3)
		<fixed-formula></fixed-formula>	(5.1.3)
	1	<pre><character-formula></character-formula></pre>	(5.3)
	•	<relational-operator></relational-operator>	(8.2.3)
		<pre><character-formula></character-formula></pre>	(5.3)
	1	<status-formula></status-formula>	(5.4)
	•	<relational-operator></relational-operator>	(8.2.3)
		<pre><status-formula></status-formula></pre>	(5.4)
	ı	<bit-primary></bit-primary>	(5.2)
	•	<pre><equal-or-not-equal-operator></equal-or-not-equal-operator></pre>	(8.2.3)
		<pre></pre>	(5.2)
		(Dre bramer)	() • • • /

ı	<pre><pre>(pointer-formula)</pre></pre>	(5.5)
	<relational-operator></relational-operator>	(8.2.3)
	<pre><pre><pre>formula></pre></pre></pre>	(5.5)

Semantics:

The relational operators, = (equal), <> (not equal), < (less than), > (greater than), <= (less than or equal), and >= (greater than or equal), carry their usual meanings.

Character comparisons will be made on the basis of the collating sequence of the character set used in a given implementation.

Status comparisons will be made on the basis of the representation of the status values.

Pointer comparisons will be made on a target-machine-dependent basis.

For bit and character operands, the shorter will be implicitly converted to the type of the longer as described in Section 7.0.

Constraints:

When both operands are <status-constants>, at least one must be unambiguously associated with a single status type.

When the two operands are <status-formulas>, their types must be identical.

When both operands are (fixed formulas), there must exist a type to which both operands are implicitly convertible.

2 5.2.2 BOOLEAN FORMULAS

Syntax:

Semantics:

Constraints:

5.3 CHARACTER FORMULAS

Syntax:

<pre><character-formula></character-formula></pre>	: :=	<pre><character-literal></character-literal></pre>	(8.3.4)
	1	<pre><character-variable></character-variable></pre>	
	I	<pre>Knamed-character-constant</pre>	>
	1	<pre><character-function-call></character-function-call></pre>	
	1	(<character-formula>)</character-formula>	
	1	<pre><character-conversion> (<formula>)</formula></character-conversion></pre>	(7.0) (5.0)
<pre><character~variable></character~variable></pre>	::=	<pre><variable></variable></pre>	(6.1)
<pre><named-character-constant></named-character-constant></pre>	::=	<named-constant></named-constant>	(6.2)
<pre><character-function-call></character-function-call></pre>	::=	<function-call> ,</function-call>	(6.3)
<pre><compfle-time-character-formula></compfle-time-character-formula></pre>	::=	<pre><character-formula></character-formula></pre>	

Semantics:

A A <character-formula> represents a value whose type class is
character. Its size is the number of bytes comprising its value.

Constraints:

A <named-character-constant> must be a <named-constant> whose type class is character.

A A <character-function-call> must be a <function-call> whose result
value is character.

A A <compile-time-character-formula> must be a <character-formula>
whose value is known at compile time (see Section 5.0).

5.4 STATUS FORMULAS

Syntax:

<status-formula></status-formula>	::=	<status-constant></status-constant>	(2.1.1.6)
	Ŧ	(status-variable)	
	1	<pre><named-status-constant></named-status-constant></pre>	
	t	<status-function-call></status-function-call>	
	1	(<status-formula>)</status-formula>	
	1	<pre><status-conversion> (<formula>)</formula></status-conversion></pre>	(7.0) (5.0)
<status-variable></status-variable>	::=	<variable></variable>	(6.1)
<pre><named-status-constant></named-status-constant></pre>	::=	<pre><named-constant></named-constant></pre>	(6.2)
<pre>⟨status-function-call⟩</pre>	::=	<function-call></function-call>	(6.3)
<pre><compile-time-status-formula></compile-time-status-formula></pre>	::=	<status-formula></status-formula>	

Semantics:

A (status-formula) represents a value whose type class is status.

Constraints:

A <status-variable > must be a <variable > whose type class is status.

A $\langle named-status-constant \rangle$ must be a $\langle named-constant \rangle$ whose type class is status.

A <status-function-call> must be a <function-call> whose result value is status.

A Compile-time-status-formula> must be a <status-formula> whose
value is known at compile time (see Section 5.0).

5.5 POINTER FORMULAS

Syntax:

<pre><pointer-formula></pointer-formula></pre>	::=	<pre><pointer-literal></pointer-literal></pre>	(8.3.5)
	ı	<pointer-variable></pointer-variable>	
	1	<pre><named-pointer-constant></named-pointer-constant></pre>	
	l	<pre><pointer-function-call></pointer-function-call></pre>	
	1	(<pointer-formula>)</pointer-formula>	
	ı	<pre><pointer-conversion> (<formula>)</formula></pointer-conversion></pre>	(7.0) (5.0)
<pointer-variable></pointer-variable>	::=	<variable></variable>	(6.1)
<pre><named-pointer-constant></named-pointer-constant></pre>	::=	<pre><named-constant></named-constant></pre>	(6.2)
<pre><pre><pre>function-call></pre></pre></pre>	::=	<function-call></function-call>	(6.3)
<pre><compile-time-pointer-formula></compile-time-pointer-formula></pre>	::=	<pre><pre><pre>formula></pre></pre></pre>	

Semantics:

A (pointer-formula) represents a value whose type class is pointer.

Constraints:

A A pointer-variable> must be a <variable> whose type class is pointer.

A $\langle named-pointer-constant \rangle$ must be a $\langle named-constant \rangle$ whose type class is pointer.

A A <pointer-function-call> must be a <function-call> whose result
value is pointer.

A Compile-time-pointer-formula> must be a <pointer-formula> whose
value is known at compile time (see Section 5.0).

5.6 TABLE FORMULAS

Syntax:

Semantics:

A <table-formula> represents a value whose type class is table.

Constraints:

A <table-variable> must be a <variable> whose type class is table.

A <named-table-constant> must be a <named-constant> whose type class is table.

6.0 DATA REFERENCES

6.1 VARIABLES

Syntax:

(variable)	::= <named-variable></named-variable>	
	<pre>1</pre>	
	<byte-function-variable></byte-function-variable>	
	<rep~function~variable></rep~function~variable>	
	<pre>(function-name)</pre>	(3.2)
<pre>(named-variable)</pre>	::= (1tem)	
	/	
	/ <table-item></table-item>	
	<table-entry></table-entry>	
	/ (block-item)	
	<block-table></block-table>	
	<block-table-item></block-table-item>	
	<block-table-entry></block-table-entry>	
<item></item>	::= <item-name></item-name>	(2.1.1)
	<item-dereference></item-dereference>	
	::= <table-name></table-name>	(2.1.2)
	/ <table-dereference></table-dereference>	
<table-item></table-item>	::= <table-item-name> [<subscript>] [<table-dereference>]</table-dereference></subscript></table-item-name>	(2.1.2.3)
<table-entry></table-entry>	<pre>::= <table-name></table-name></pre>	(2.1.2)
	<pre> <table-dereference> <subscript></subscript></table-dereference></pre>	

<block-item></block-item>	::=	<fre><fre><fre>1</fre>tem-name>[<block-dereference>]</block-dereference></fre></fre>	(2.1.1)
<block-table></block-table>	::=	<table-name> [<block-dereference>]</block-dereference></table-name>	(2.1.2)
<pre><block-table-item></block-table-item></pre>	::=	<table-item-name> [<subscript>] [<block-dereference>]</block-dereference></subscript></table-item-name>	(2.1.2.3)
<block-table-entry></block-table-entry>	::=	<table-name> <subscript> [<block-dereference>]</block-dereference></subscript></table-name>	(2.1.2)
<pre><block-dereference></block-dereference></pre>	::=	<dereference></dereference>	
<pre><item-dereference></item-dereference></pre>	::=	<dereference></dereference>	
<table-dereference></table-dereference>	::=	<dereference></dereference>	
<dereference></dereference>	::=	@ <pointer-item-name></pointer-item-name>	
	ı	@ (<pointer-formula>)</pointer-formula>	(5.5)
<pre><pointer-item-name></pointer-item-name></pre>	::=	<item-name></item-name>	(2.1.1)
	1	<table-item-name></table-item-name>	(2.1.2.3)
	ı	<pre><constant-item-name></constant-item-name></pre>	(2.1.3)
<subscript></subscript>	::=	(<index>,)</index>	(5.1.1)
<index></index>	::=	<pre><integer-formula></integer-formula></pre>	(5.1.1)
	1	<status-formula></status-formula>	(5.4)
<pre><bit-function-variable></bit-function-variable></pre>	::=	BIT (<bit-variable> , <fbit> , <nbit>)</nbit></fbit></bit-variable>	(5.2) (6.3.3)
<pre><byte-function-variable></byte-function-variable></pre>	::=	BYTE (<character-variable> , <fbyte> , <nbyte>)</nbyte></fbyte></character-variable>	(5.3) (6.3.4)
<pre><rep-function-variable></rep-function-variable></pre>	::=	<pre><rep-conversion> (<named-variable>)</named-variable></rep-conversion></pre>	(7.0)

Semantics:

A (variable) designates a data object whose value can be changed by assignment. A (named-variable) designates a data object whose value can be used in a formula and changed by assignment. A (dereference) designates the data object whose address is contained in the (pointer-item-name) or (pointer-formula) of the (dereference).

An <item> variable designates either an object declared in an item declaration or an object pointed to by a typed pointer whose type-name attribute is an item type. In the latter case the item is referenced with an <item-dereference> (i.e., the pointer is dereferenced to obtain the item).

A variable designates either an object declared in a table declaration or an object pointed to by a typed pointer whose type-name attribute is a table type. In the latter case the table is referenced with a <table-dereference > (i.e., the pointer is dereferenced to obtain the table). The type class of a is table.

A <table-item> variable designates an item component of a table. If the table is dimensioned, the subscript indicates from which entry the item is to be obtained. If <table-item-name> was declared in a <table-type-declaration> (rather than a <table-item-declaration>) the <table-dereference> references the particular table from which the item is to be-obtained.

A A <table-entry> variable designates an entry in a dimensioned
table. The table is referenced either with a <table-name> or with a
<table-dereference>.

The type class of a <table-entry> is table for entries declared with an <ordinary-table-body>, <specified-table-body>, or <table-type-name>, and otherwise is the type specified by the underlying <item-type-description>. (Note that <table-entry> is syntactically a subscripted <table-name> or <table-dereference>.)

If the type class of a particular <table-entry> is not table, any operation or intrinsic function except LOC, NWDSEN, and REP applied to that entry is interpreted as applying to the item whose type class and attributes are given by the underlying <item-type-description>. LOC, NWDSEN, and REP are interpreted as applying to the entire physical space occupied by the object, including filler bits preceding or following the item.

A <block-item> variable designates an item component of a block. If the <item-name> was declared in a <block-type-declaration>, the <block-dereference> references the particular block from which the item is to be obtained.

A <block-table> variable designates a table component of a block. If the <table-name> was declared in a <block-type-declaration>, the <block-dereference> references the particular block from which the table is to be obtained.

A <block-table-item> variable designates an item component of a table which is itself a component of a block. If the table is dimensioned, the subscript indicates from which entry the item is to be obtained. If the <table-item-name> was declared in a <block-type-declaration>, the <block-dereference> references the particular block from which the item is to be obtained. (Note that if the <table-item-name> was declared in a <table-type-declaration>, it cannot be obtained as a <block-table-item> variable but must be obtained as a <table-item> variable with a <table-dereference>.)

A <block-table-entry> variable designates an entry in a dimensioned table which is contained in a block. If the <table-name> was declared in a <block-type-declaration>, the <block-dereference> references the particular block from which the table entry is to be obtained.

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A <br/

A (rep-function-variable) is the use of the (rep-conversion) in an assignment context (i.e., the target of an assignment statement or an actual output parameter) to designate that the (named-variable) is to be treated as a bit string variable whose size is the number of bits of storage actually occupied by the (named-variable).

Constraints:

A (subscript) must be present in a (table-item) or (block-table-item) if the type of the table is dimensioned.

A <subscript> in a <table-item>, <table-entry>, <block-table-item>, or <block-table-entry> must contain the same number of <indices> as there are <dimensions> in the <dimension-list> of the declaration of the

table's type. Furthermore, the type of each <index> must be the same as the type of the corresponding <dimension> and the value of each index must be within the bounds specified for that dimension. If the designated table is a formal parameter and the <dimensions> were specified as *, the indices must be <integer-formulas> (even if bounds of an actual parameter on a particular invocation are of status type), and the value of each index must be in the range 0 through NN-1, where NN is the number of elements in that dimension of the actual parameter.

If the <table-item-name> in a <table-item> was declared in a <table-type-declaration>, the <table-item> must contain a <table-dereference> whose pointer is of the appropriate type.

If the <item-name> in a <block-item> was declared in a <block-type-declaration>, the <block-item> must contain a <block-dereference> whose pointer is of the appropriate type.

A reference to a <table-item> must not access storage outside the bounds of the table containing that <table-item>.

If the <table-name> in a <block-table> or <block-table-entry> was declared in a <block-type-declaration>, the <block-table> or <block-table-entry> must contain a <block-dereference> whose pointer is of the appropriate type.

If the <table-item-name> in a <block-table-item> was declared in a <block-type-declaration>, the <block-table-item> must contain a <block-dereference> whose pointer is of the appropriate type.

<Fbyte> and <nbyte> must not designate a substring beyond the bounds of the <character-variable>. <Nbyte> must be greater than zero.

A <function-name> can be used as a <variable> only within the body of a function having that <function-name>, and then only as the left-hand side of an assignment statement. The other valid uses of <function-name> are described in Section 3.2.

A pointer to an undimensioned parallel or tight table—type—cannot be used in a <dereference>.

The value of a pointer used in a (dereference) must be in the implementation-defined set of valid values for pointers of its type. A pointer whose value is NULL cannot be dereferenced.

6.2 NAMED CONSTANTS

Syntax:

<pre><named-constant></named-constant></pre>	::=	<pre><constant-item-name></constant-item-name></pre>	(2.1.3)
	1	<pre><constant-table-name></constant-table-name></pre>	(2.1.3)
	1	<pre><constant-table-item-nam [<subscript="">]</constant-table-item-nam></pre>	ne> (6.1)
	1	<pre><constant-table-name> <subscript></subscript></constant-table-name></pre>	(2.1.3) (6.1)
	!	<pre><control-letter></control-letter></pre>	(4.2)
<pre><constant-table-item-name></constant-table-item-name></pre>	::=	<pre><table-item-name></table-item-name></pre>	(2.1.2.3)

Semantics:

A <constant-item-name> designates an object declared in a constant item declaration.

A <constant-table-name> designates an object declared in a constant table declaration.

A Constant-table-item-name> designates an item component of a
constant table. If the table is dimensioned, the <subscript> indicates
from which entry the item is to be obtained.

A Constant-table-name> followed by a <subscript> designates an
entry in a dimensioned constant table.

A <control-letter> designates an object created in a <for-clause> whose <control-item> is a single letter.

Constraints:

A <subscript> must follow a <constant-table-item-name> if the table is dimensioned.

A (subscript) following a (constant-table-item-name) or (constant-table-name) must contain the same number of (indices) as there are (dimensions) in the (dimension-list) in the declaration of the table. Furthermore, the type of each (index) must be the same as the type of the corresponding (dimension) and the value of each (index) must be

within the bounds specified for that (dimension).

Constant tables and items selected from constant tables via subscripts cannot be used as compile-time values.

A Control-letter> may be referenced only within the
Controlled-statement> of a <loop-statement> whose <for-clause> created
that <control-constant>.

6.3 FUNCTION CALLS

Syntax:

<pre><function-call> :</function-call></pre>	:=	<pre><user-defined-function-call></user-defined-function-call></pre>	
	1	<pre><intrinsic-function-call></intrinsic-function-call></pre>	
	ı	<pre><machine-specific-function-call< pre=""></machine-specific-function-call<></pre>	\>
<pre><user-defined-function-call>:</user-defined-function-call></pre>	:=	<pre><function-name> [<actual-parameter-list>]</actual-parameter-list></function-name></pre>	(3.2) (4.5)
<pre><intrinsic-function-call> :</intrinsic-function-call></pre>	:=	<pre><loc-function></loc-function></pre>	(6.3.1)
	ſ	<pre><next-function></next-function></pre>	(6.3.2)
	1	<pre><bit-function> \</bit-function></pre>	(6.3.3)
	Į	<pre>⟨byte-function⟩</pre>	(6.3.4)
	1	<pre>⟨shift-function⟩</pre>	(6.3.5)
	1	<abs-function></abs-function>	(6.3.6)
	ı	(sign-function)	(6.3.7)
	1	<pre>⟨size-function⟩</pre>	(6.3.8)
	1	<pre><bounds-function></bounds-function></pre>	(6.3.9)
	ı	<pre><nwdsen-function></nwdsen-function></pre>	(6.3.10)
	1	<pre>⟨status-inverse-function⟩</pre>	(6.3.11)
<pre><machine-specific-function- call=""></machine-specific-function-></pre>	::=	<pre><function-name> [<actual-parameter-list>]</actual-parameter-list></function-name></pre>	(3.2) (4.5)

Semantics:

Execution of a (function-call) causes invocation of a function. Any actual parameters are bound to the corresponding formal parameters as described in Section 3.3.

A
A <user-defined-function-call> causes invocation of a function
defined in a <function-definition>. The type of the value returned by
the function is the type specified by the <item-type-description> in the
<function-heading> of the <function-definition>.

An <intrinsic-function-call> causes invocation of a language-defined function. A description of the language-defined functions is contained in the following sections. The type of the value returned by each function is described in the corresponding section.

A A <machine-specific-function-call> causes invocation of a
machine-specific function (see Section 3.5).

Constraints:

Actual parameters in the (function-call) must match the formal parameters of the called function in number, type, and parameter list position according to the rules given in Section 3.3.

6.3.1 LOC FUNCTION

Syntax:

<loc-function></loc-function>	::=	LOC (<loc-argument>)</loc-argument>	
<pre><loc-argument></loc-argument></pre>	::=	<pre><named-variable></named-variable></pre>	(6.1)
	1	<block-name></block-name>	(2.1.4)
	1	<statement-name></statement-name>	(4.0)
	ı	<pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre>	(3.1)
	1	<function-name></function-name>	(3.2)
	ı	<pre><block-dereference></block-dereference></pre>	(6.1)

Semantics:

The LOC function can be applied to the <loc-argument> to obtain the machine address of the word in which the <loc-argument> is stored. If the <loc-argument> is a <named-variable> or <block-name> that was

declared with a <type-name> TT, the type of the value returned by the LOC function is P TT (i.e., a typed pointer). Otherwise, the type of the value returned by the LOC function is P (i.e., an untyped pointer).

Constraints:

The LOC of a subroutine whose name appears in an <inline-declaration>, or of a <statement-name> whose definition appears in such a subroutine, is implementation-defined.

Note:

The LOC function cannot be applied to an intrinsic function.

6.3.2 NEXT FUNCTION

Syntax:

<next-function></next-function>	;;=	NEXT (<next-argument), <increment-amount))<="" th=""><th></th></next-argument),>	
<pre><next-argument></next-argument></pre>	::=	<pre><pointer-formula></pointer-formula></pre>	(5.5)
	1	<status-formula></status-formula>	(5.4)
<pre><increment-amount></increment-amount></pre>	::=	<pre><integer-formula></integer-formula></pre>	(5.1.1)

Semantics:

If the <next-argument> is a <pointer-formula>, the value returned by the NEXT function is the arithmetic sum of the representation of the <pointer-formula> plus the <increment-amount> * LOCSINWORP (i.e., the <pointer-formula> is treated as an integer). The type of the value returned is a pointer of the same type as the <next-argument>.

If the <next-argument> is a <status-formula> and the value of the <increment-amount> is N, the value returned by the NEXT function is the Nth successor (or predecessor if N is negative) of the value of the <status-formula> in this <status-list>. The type of the value is the same as the type of the <next-argument>.

Constraints:

The <next-argument> cannot be a <status-constant> that belongs to more than one status type (unless explicitly disambiguated with a <status-conversion>), nor can it be the former-literal> NULL.

The type of the <status-formula> must be a status type with a default representation.

When the <next-argument> is a <status-formula>, the <increment-amount> must not cause the NEXT function to return a value out of range of the type of the <next-argument>.

The value of the (pointer-formula) and the value of the pointer result must be in the implementation-defined set of valid values for pointers of its type.

Note:

The value of the <next-argument> may be negative.

6.3.3 BIT FUNCTION

Syntax:

<pre><bit-function></bit-function></pre>	::=	BIT (<bit-formula> <fbit> , <nbit>)</nbit></fbit></bit-formula>	,	(5.2)
<fbit></fbit>	: :=	<pre><integer-formula></integer-formula></pre>		(5.1.1)

<nbit> ::= <integer-formula> (5.1.1)

Semantics:

The BIT function selects a designated substring from the

bit-formula>. <Fbit> indicates the starting bit and <nbit> indicates

the size of the substring. Bits are numbered from the left beginning

with zero. The type of the value returned is a bit string of the same

size as the

bit-formula>. The designated substring is right justified

in the result and padded on the left with zero bits as necessary to fill

the size.

Constraints:

6.3.4 BYTE FUNCTION

Syntax:

<pre>⟨byte-function⟩</pre>	::= BYTE (<character-formula> <fbyte> , <nbyte>)</nbyte></fbyte></character-formula>	,	(5.3)
<fbyte></fbyte>	::= <integer-formula></integer-formula>		(5.1.1)
(nbvt.e)	::= <integer-formula></integer-formula>		(5.1.1)

Semantics:

The BYTE function selects a designated substring from the <character-formula</pre>. <Fbyte</pre> indicates the starting character and <nbyte</pre> indicates the size of the substring. Characters are numbered from the left beginning with zero. The type of the value returned is a character string of the same size as the <character-formula</pre>. The designated substring is left justified in the result, and padded on the right with blanks as necessary to fill the size.

Constraints:

<Fbyte> and <nbyte> must not designate a substring beyond the
bounds of the <character-formula>. <Nbyte> must be greater than zero.

6.3.5 SHIFT FUNCTIONS

Syntax:

<shift-function></shift-function>	::=	<pre><shift-direction> (<bit-formula> , <shift-count>)</shift-count></bit-formula></shift-direction></pre>	(5.2)
<pre><shift-direction></shift-direction></pre>	::=	SHIFTL	
	1	SHIFTR	
<shift-count></shift-count>	::=	<pre><integer-formula></integer-formula></pre>	(5.1.1)

Semantics:

The SHIFTL function performs a logical left shift of the

Shit-formula> by the number of positions indicated by <shift-count>. The SHIFTR function performs a logical right shift of the

by the number of positions indicated by <shift-count>. In both cases, vacated bits are filled with zeros and bits shifted out are lost. If the <shift-count> is greater than or a ual to the size of the

<bit-formula>, the result is a bit string with all zero bits. The type
of the value returned by a <shift-function> is the same as the type of
the <bit-formula>.

Constraints:

The value of <shift-count> must be non-negative and less than or equal to MAXBITS.

6.3.6 ABS FUNCTION

Syntax:

<abs-function> ::= ABS (<numeric-formula>) (5.1)

Semantics:

The ABS function produces a value that is the absolute value of the <numeric-formula>. The result is equivalent to - <numeric-formula> if <numeric-formula> is negative and equivalent to + <numeric-formula> otherwise.

6.3.7 SIGN FUNCTION

Syntax:

<sign-function> ::= SGN (<numeric-formula>) (5.1)

Semantics:

The SGN function returns a value according to the following rules:

Numeric Formula	Value		
> 0	+1		
= 0	0		
< 0	-1		

The type of the value is S 1.

6.3.8 SIZE FUNCTIONS

Syntax:

⟨size-function⟩ ::= ⟨size-type⟩

(<size-argument>)

<size-type> ::= BITSIZE

| BYTESIZE

WORDSIZE

<size-argument> ::= \(\)formula \(\) (5.0)

| (type-name) (2.1.1.7)

Semantics:

The BITSIZE, BYTESIZE and WORDSIZE functions return the logical size of the <size-argument> in bits, bytes, and words respectively. The type of the value returned is S MAXINTSIZE. The logical BITSIZE of each data type in the language will be described below. The logical BYTESIZE is equal to BITSIZE/BITSINBYTE if BITSIZE MOD BITSINBYTE = 0 and BITSIZE/BITSINBYTE+1 otherwise. Similarly, the logical WORDSIZE is equal to BITSIZE/BITSINWORD if BITSIZE MOD BITSINWORD = 0 and BITSIZE/BITSINWORD+1 otherwise.

Bit: The BITSIZE of an object of type B NN is NN

Integer: The BITSIZE of an object of type U NN is NN and S NN is NN+1

Fixed: The BITSIZE of an object of type A MM, NN is MM+NN+1

Float: The BITSIZE of a float object is the number of bits of storage the object actually occupies.

Character: The BITSIZE of an object of type C NN is NN*BITSINBYTE.

Pointer: The BITSIZE of a pointer object is BITSINPOINTER.

Status: The BITSIZE of a status object is the <status-size>. If <status-size> was specified, the BITSIZE is specified in the object's <status-item-description>. If no <status-size>

was specified, the BITSIZE is minimum number of bits of storage needed to represent objects of that type.

Table: The BITSIZE of a table or table entry that is not tightly structured is the number of bits from the leftmost bit of the first word occupied by the table or table entry to the rightmost bit of the last word occupied by the table or table entry. The BITSIZE of a tightly structured table entry is (bits-per-entry). The BITSIZE of a tightly structured table is the number of bits from the leftmost bit of the first word occupied by the table to the rightmost bit of the last entry, where the last entry occupies (bits-per-entry) bits. Note: the BITSIZE of a (table-entry) whose type class is not table is the BITSIZE of the item specified by the underlying (item-type-description).

Block: The BITSIZE of a block is NN * BITSINWORD, where NN is the number of words the block occupies.

Constraints:

A BITSIZE function must not be applied to a table whose size in words exceeds MAXINT(MAXINTSIZE)/BITSINWORD.

A BYTESIZE function must not be applied to a table whose size in words exceeds MAXINT(MAXINTSIZE)/BYTESINWORD.

6.3.9 BOUNDS FUNCTIONS

Syntax:

<which-bound> ::= LBOUND

I UBOUND

<dimension-number> ::= <compile-time-integer-formula> (5.1.1)

Semantics:

next-to-leftmost <dimension> in the list, etc. The type of the returned value will either be an integer type or a status type depending on the declaration of the designated table. If the table is a formal parameter with a * dimension, the type will always be integer, LBOUND will always return zero, and UBOUND will return NN-1, where NN is the number of elements in that dimension of the actual parameter.

Constraints:

The <dimension-number> must be greater than or equal to 0 and less than the number of dimensions in the designated table.

6.3.10 NWDSEN FUNCTION

Syntax:

Semantics:

The NWDSEN function returns the number of words of storage allocated to each entry in the named table or table type. The return type is S with default size.

6.3.11 STATUS INVERSE FUNCTIONS

Syntax:

Semantics:

The FIRST function gives the value of the lowest-valued (status-constant) in the (status-list) associated with the (status-inverse-argument). The LAST function gives the value of the

highest-valued <status-constant> in the <status-list> associated with the <status-inverse-argument>.

The return value has the type indicated by the <status-inverse-argument>.

grade #1925 co

7.0 TYPE MATCHING AND TYPE CONVERSIONS

Syntax:

<	bit-conversion>	::=	<pre><bit-type-conversion></bit-type-conversion></pre>	
		1	<pre><rep-conversion></rep-conversion></pre>	
<	bit-type-conversion>	::=	(* <bit-type-description> *)</bit-type-description>	(2.1.1.4)
		1	 	(2.1.1.4)
		1	В	
<	integer-conversion>	::=	(* <integer-type-description> *)</integer-type-description>	(2.1.1.1)
		1	<pre><integer-type-name></integer-type-name></pre>	(2.1.1.1)
		1	s	
		1	υ	
<	floating-conversion>	::=	(* <floating-type-description> *)</floating-type-description>	(2.1.1.2)
		1	<pre><floating-type-name></floating-type-name></pre>	(2.1.1.2)
		1	F	
<	fixed-conversion>	::=	(* <fixed-type-description> *)</fixed-type-description>	(2.1.1.3)
		t	<fixed-type-name></fixed-type-name>	(2.1.1.3)
<	character-conversion>	::=	(* <character-type-description> *;</character-type-description>	(2.1.1.5)
		1	<pre><character-type-name></character-type-name></pre>	(2.1.1.5)
		1	С	
<	status-conversion>	::=	(* <status-type-name> *)</status-type-name>	(2.1.1.6)
		t	⟨status-type-name⟩	(2.1.1.6)
<	pointer-conversion>	::=	(* <pointer-type-description> *)</pointer-type-description>	(2.1.1.7)
		1	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	(2.1.1.7)
		1	P	

<table-conversion> ::= (* <table-type-name> *) (2.1.2)

/ <table-type-name> (2.1.2)

<rep-conversion> ::= REP

Semantics:

In Section 2.1, the definition of type was given. In some cases, implicit conversions will be performed to achieve type equivalence. In this section, for each type class, rules will be given regarding when two types are the same, when an object of one type will be implicitly converted to another type, and when and how an object of one type can be explicitly converted to another type. Implicit conversions will never be performed on arguments to explicit conversions or when the types of the data objects are required to match exactly. With all the conversions (both implicit and explicit), if the value produced after conversion is not in the range of values of the type being converted to, the conversion is illegal.

For purposes of type equivalence, a user-defined <type-name> is considered an abbreviation for its specification.

A (formula) may be explicitly converted to another type by enclosing it in parentheses and preceding it with appropriate conversion. Note that if the conversion does not consist of a single letter or name, it must be enclosed in (* and *).

Omitted attribute specifiers in type conversions imply the same default values as for declarations of those types.

Type equivalence and conversion rules for each of the J73 type classes are as follows:

Bit (B)

Type Equivalence: Two bit types are equivalent if their size

attributes are equal.

Implicit Conversions: A bit string will be implicitly converted to a bit string with a different size attribute, with truncation on the left or padding with zeros on the left. Implicit truncation is not permitted when the syntax requires a

<boolean-formula>.

Explicit Conversions: Any data object except a block may be explicitly converted to a bit string with a

(bit-conversion). A (bit-conversion) may be

either a

conversion> or a

A Stit-type-conversion
to a type B NN takes
the rightmost NN bits of the data object's
representation. If there are fewer than NN
bits, the object will be padded on the left
with zeroes. The default value for NN is 1. A
Stit-type-conversion
may be applied to a data
object of any type. If the object being
converted is a table or table entry, all
"filler" bits (i.e., bits that contribute to
the size of the table but that are not part of
the component objects' sizes as declared) are
included in the string. If the object to be
converted is of type class character, filler
bits between bytes and unused bytes following
the end of the string are not included.

<rep-conversion> provides a means of obtaining the representation of a data object. A A conversion> treats a data object as a bit string whose size is the number of bits actually occupied by the object. This includes all filler bits and the bits in the unused (but allocated) bytes following t he character strings. For all objects whose type class is table, the number of bits in the bit string is the same as the BITSIZE of the object. For all <table-entries> whose type class is not table, the number of bits in the string is the total number of bits (including filler bits) in the table entry. <rep-conversion> can appear in the target of an assignment statement (see Section 6.1). <rep-conversion> can be applied <named-variables> only; further, it cannot be applied to tables declared with * dimensions, to entries in parallel tables, or to tables whose size in bits exceeds MAXBITS.

Integer (S and U)

Type Equivalence:

Two integer types are equivalent if they are both S or U and if their size attributes are equal.

Implicit Conversions:

An integer type will be implicitly converted to any other integer type.

Explicit Conversions:

An (integer-conversion) is used to explicitly convert a data object to an integer type. The conversion can be applied to objects of bit, integer, fixed, float, and pointer only.

A bit string will be treated as representing the value of the integer type if the size of the bit string is less than or equal to the BITSIZE of the integer type. Otherwise, the conversion is illegal. If the size of the bit string is less than the BITSIZE of the integer type, the bitstring will be padded on the left with zeroes.

An integer, fixed, or floating data object will be converted to the integer type, with truncation or rounding if specified.

Converting a pointer to an integer type is equivalent to first converting the pointer to type B BITSINPOINTER and then converting the bit string to integer.

Floating (F)

Type Equivalence:

Two floating types are equivalent if their precision attributes are equal.

Implicit Conversions:

A floating type will be implicitly converted to a floating type of the same or greater precision regardless of the round-or-truncate attribute. A <real-literal> will be implicitly treated as a <floating-literal> in the contexts specified in Section 8.3.1. (Implicit floating conversions do not change numeric values although they may cause a change in how the value is represented.)

Explicit Conversions:

A <floating-conversion is used to explicitly convert a data object to a floating data type. The conversion can be applied to <real-literals and to objects of bit, integer, fixed, and float types only.

A bit string will be treated as representing the value of the floating type if the size of the bit string equals the BITSIZE of the floating type. Otherwise the conversion is illegal. An integer, fixed, or floating data object will be converted to the floating type, with truncation or rounding as specified in the <floating-conversion. Rounding and truncation are performed with respect to the implemented precision of the type specified by the <floating-conversion.

Fixed (A)

Type Equivalence:

Two fixed point types are equivalent if their stale attributes are equal and their fraction attributes are equal.

Implicit Conversions:

A fixed point type will be implicitly converted t an ther fixed point type if the scale and fraction attributes of the target type are both at least as large as those of the source type. A <real-literal> will be implicitly treated as a <fixed-literal> in the contexts specified in Section 8.3.1. Implicit fixed conversions do not change the numeric value represented except when the implemented precision of the result value is less than the implemented precision of the value being converted (see Section 2.1.1.3); in this case, rounding or truncation occurs with respect to the implemented precision of the converted value. situation occurs only when assigning to a packed fixed table item (in an assignment statement, loop (control-variable), table preset. or output parameter); <round-or-truncate> attribute of the table item determines whether the assigned value is -runded or truncated.

Explicit Conversions:

A fixed-conversion> is used to explicitly
convert a data object to a fixed point data
t: The conversion can be applied to

cl -literal> and to objects of bit, integer,
fix ' and float types only.

A bit string will be treated as representing the value of the specified fixed point type if the size of the bit string equals the BITSIZE of the fixed point type. Otherwise, the conversion is illegal.

An integer, fixed, or floating data object will be converted to the specified fixed point type, with truncation or rounding as specified in the <fixed-conversion>. Rounding and truncation are performed with respect to the implemented precision of the type specified by the <fixed-conversion>.

Character (C)

Type Equivalence:

Two character types are equivalent if their size attributes are equal.

Implicit Conversions:

A character string will be implicitly converted to a string with a different size attribute, with truncation on the right or padding with blanks on the right.

Explicit Conversions:

A A <character-conversion> is used to explicitly
convert a data object to a character data type.
The conversion can be applied to objects of
type bit or character only.

A bit string will be treated as representing the value (excluding filler bits between bytes) of the character type if the size of the bit string equals the BITSIZE of the character type. Otherwise the conversion is illegal.

A character string will be converted to type C NN by taking the leftmost NN characters. If there are fewer than NN characters, the value is padded on the right with blanks.

Pointer (P)

Type Equivalence:

Two pointer types are equivalent if they are both untyped pointers or if they are both typed pointers referring to the same <type-declaration>.

Implicit Conversions:

A typed pointer will be implicitly converted to an untyped pointer.

Explicit Conversions:

A A <pointer-conversion> is used to explicitly
convert a data object to a pointer type. The
conversion can be applied to bit, integer, or
pointer data objects only.

A bit string will be treated as representing the value of the pointer type if the size of the bit string equals the BITSIZE of the pointer type. Otherwise the conversion is illegal.

Converting an integer to a pointer is equivalent to first converting the integer to type B BITSINPOINTER and then converting the bit string to a pointer.

Converting a pointer to a different pointer type means that the pointer will be considered as a pointer of the specified type.

Status

Type Equivalence:

Two status types are equivalent if (1) they both have default representation, their size attributes are the same, and both <status-lists> contain the same <status-constants> in the same order, or (2) they both have identical programmer-specified representations, their size attributes are the same, and both <status-lists> contain the same <status-constants>.

Implicit Conversions:

A status type will be implicitly converted to a status type that differs only in its size Furthermore, a status constant attribute. belonging to more than one status type is implicitly disambiguated in the following contexts: (1) when it is the source value of an assignment statement, it takes the type of the target variable; (2) when it is an actual parameter, it takes the type of the corresponding formal parameter; (3) when it is table <subscript> the corresponding (dimension) in that table's (4) declaration; when it is a loop (initial-value), it takes the type of the <control-variable>; (5) when it is in an <item-preset> or <table-preset>, it takes the type of the item or table item being initialized; (6) when it is an operand of a <relational-operator>, it takes the type of the
other operand; (7) when it is in a <case-index-group>, it takes the type of the

<case-selector-formula>; and (8) when it is a
<lower-bound> or <upper-bound>, it takes the
type of the other bound.

Explicit Conversions:

A A status=conversion> is used to explicitly
 convert a data object to a status type. The
 conversion can be applied to bit or status data
 objects only.

A bit string will be treated as representing the representational value of the status type if the rize of the bit string equals the BITSIZE of the status type and the value of the bit string is within the range of values of the status type. Otherwise the conversion is illegal.

A <status-conversion> may be used to assert the type of a status object. This will be required when a status constant belongs to more than one type and it is used in a context other than these enumerated above under implicit conversions. Except for status objects whose types differ only in their size attributes, a status object cannot be converted to a different status type without first converting it to a bit string.

Table

Type Equivalence:

Two tables have equivalent types if they are ordinary or both specified, their <structure-specifier> attribute is the same, they have the same number of dimensions, they have the same number of elements in each dimension, they have the same number of items in the same textual order in each entry, the types (including attributes) of the items are equivalent, the (explicit or implied) packing specifier on each of the items is the same (for tables), the !ORDER directive is either present in both tables or absent in both tables, the <words-per-entry> attribute is the (for specified tables), location-specifiers of the items are the same (for specified tables). (Note that the names of the items, as well as the types and bounds of the dimensions, need not be the same.) A table entry is considered to

dimensions. A table whose entry contains an item-declaration is not considered equivalent in type to a table whose entry is declared using an unnamed item description.

Implicit Conversions:

No implicit conversions are performed.

Explicit Conversions:

A bit or table data object may be explicitly converted to a table type with a <table-conversion>.

A bit string will be treated as representing the value of the table type if the size of the bit string equals the BITSIZE of the table type. Otherwise the conversion is illegal.

A
A <table-conversion> may be applied to a table
object of that type merely to assert its type.
(A table object cannot be converted to a
different table type without first converting
it to a bit string).

8.0 BASIC ELEMENTS

8.1 CHARACTERS

Syntax:

<character></character>	::=	<1	e t t	er>								
	1	<₫	1 g 1	t>								
	1	< m	ark	>								
	ı	< 0	t ho	r-c	har	act	er>	•				
<letter></letter>	::=	A	1	В	1	С	ı	D	ı	E	i	F
	ŀ	G	1	н	ŀ	I	1	J	ı	K	t	L
	1	M	i	N	ł	0	ı	P	1	Q	t	R
	ı	S	1	T	ł	U	ı	v	ı	W	ı	X
	1	Y	ı	Z								
<digit></digit>	::=	0	1	1	1	2	1	3	ı	4	1	5
	1	6	ı	7	ı	8	1	9				
(mark)	::=	+	1	_	1	*	ı	/	ı	>	1	<
	ı	=	ı	0	ı	•	ı	:	ı	,	ı	;
	ı	(1)	1	•	!	"	1	%	ı	1
	1	\$	1	ы	ank							

Semantics:

The text of a J73 <complete-program> is a continuous stream of <characters>. However, in some contexts, the end of an input record has significance (see Section 8.2).

Note that in the standard character set for the language <letters> are defined to be upper case letters only. <Marks> are used either alone or in conjunction with other characters as operators, delimiters, and separators. <Other-characters> are the remaining implementation-dependent characters, which are accepted within <character-literals> and <comments>, and which may also be used as described below. Each

implementation must define these characters, as well as the ordering of all <characters> in a collating sequence.

Some of the standard characters are not universally available; therefore, the following standard alternates are defined:

Standard Character	Alternates
@	v or ?
,	-> or _
11	≠
1	v
X	=
:	%

If any of the above standard characters are unavailable on a particular machine, one of the recommended alternates for that character must be used. (The first column of alternates is intended for the CDC standard 63 and 64 character sets; the alternates? and _ are intended for the Univac 1108.) If the: is replaced, the % must also be replaced.

An implementation that has lower case letters available in addition to uppercase may permit their use in programs provided that within \(\names\), <reserved-words\), <letters\), <status-constants\) and all </pre>
\(\names\) except <character-literals\) they are considered interchangeable with their corresponding uppercase letters (e.g., XX and xx denote the same name); whereas within </pre>
\(\names\) they are considered distinct.

An implementation that has square brackets available may allow [to be used for (* and] to be used for *) but may not prohibit the use of the (* and *).

Constraints:

If a left bracket is substituted for (*, then a right bracket must be substituted for the corresponding *). If a right bracket is substituted for *), then a left bracket must be substituted for the corresponding (*.

8.2 SYMBOLS

Syntax:

<symbol></symbol>	::==	<name></name>	(8.2.1)
	ŀ	<reserved-word></reserved-word>	(8.2.2)
	1	<pre><operator></operator></pre>	(8.2.3)
	1	teral>	(8.3)
	1	<status-constant></status-constant>	(2.1.1.6)
	1	<comment></comment>	(8.4)
	1	<define-string></define-string>	(2.4)
	ł	<define-call></define-call>	(2.4.1)
	1	<letter></letter>	(8.1)
	1	<separator></separator>	(8.2.4)

Semantics:

(Characters) are combined into (symbols) to form the vocabulary of the language. (Symbols) are indivisible units and cannot contain blanks, except as noted in Section 8.5. Only (comments), (define-strings), define parameters enclosed in quotation marks, (bit-literals), and (character-literals) may extend across multiple input records; all other symbols are terminated by the end of an input record.

8.2.1 NAMES

Syntax:

(name)	::=	<pre><letter-or-\$> <letter-digit-\$-or-prime></letter-digit-\$-or-prime></letter-or-\$></pre>	
<letter-or-\$></letter-or-\$>	::=	<letter></letter>	
	i	\$	
<pre><letter-digit-\$-or-prime></letter-digit-\$-or-prime></pre>	::=	<letter></letter>	(8.1)

| (digit) (8.1)

I \$

1

Semantics:

<Names> are words having programmer-supplied spellings. <Names>
are used to denote entities in the <complete-program>.

Only the first 31 characters of a J73 (name) are used to determine uniqueness. Additional characters are permitted, but are ignored.

For external names, an implementation may further restrict the number of initial characters that determine uniqueness.

A dollar sign in a <name> is translated to an implementation-dependent representation. This translation of the dollar sign permits the use of a character in a <name> that might otherwise be unrepresentable in the language. If, for example, external names in a given system were prefixed by the character '.' a J73 implementation on that system might choose to represent '\$' when it occurs in a name by the representation for '.'. Thus, the name ' \$\$ABC' occuring in a source program would be translated '..ABC'.

8.2.2 RESERVED WORDS

Syntax:

<reserved-word> ::= ABORT | AbS | AND

::= ABORT | AbS | AND | BEGIN | BIT

| BITSIZE | BLOCK | BY | BYREF

| BYRES | BYTE | BYTESIZE | BYVAL

| CASE | COMPOOL | CONDITION*

| CONSTANT | DEF | DEFAULT | DEFINE

| ELSE | ENCAPSULATION* | END | EQV

! EXIT | EXPORTS* | FALLTHRU | FALSE

| FIRST | FOR | FREE* | GOTO

HANDLER* | IF | IN* | INLINE

| LABEL | LAST | LBOUND | LIKE
| LOC | MOD | NENT* | NEW*
| NEXT | NOT | NULL |
| NWDSEN | OR | OVERLAY | PARALLEL
| POS | PROC | PROGRAM | PROTECTED*
| READONLY* | REC | REF | REGISTER*
| RENT | REP | RETURN | SGN

| INSTANCE | INTERRUPT* | ITEM

- | SHIFTL | SHIFTR | SIGNAL*
- | START | STATIC | STATUS | STOP
- | TABLE | TERM | THEN | TO*
- | TRUE | TYPE | UBOUND | UPDATE*
- | WHILE | WITH* | WORDSIZE
- | WRITEONLY* | XOR | ZONE*

Semantics:

Those reserved words followed by an * in the above list are reserved in order to maintain upward compatibility with future extensions to the language and currently have no meaning in J73.

8.2.3 OPERATORS

Syntax:

<operator>

- ::= <arithmetic-operator>
 - { \bit-operator>
 - | <relational-operator>

	1	<pre><dereference-operator></dereference-operator></pre>
	1	<pre><assignment-operator></assignment-operator></pre>
(arithmetic-operator)	::=	<plus-or-minus></plus-or-minus>
	ı	<pre><multiply-divide-or-mod></multiply-divide-or-mod></pre>
	1	<pre><multiply-or-divide></multiply-or-divide></pre>
	1	**
<plus-or-minus></plus-or-minus>	::=	+ 1
<pre><multiply-divide-or-mod></multiply-divide-or-mod></pre>	::=	* / MOD
<pre><multiply-or-divide></multiply-or-divide></pre>	::=	* /
⟨bit-operator⟩	::=	<logical-operator></logical-operator>
	1	NOT
<logical-operator></logical-operator>	::=	AND OR XOR EQV
(relational-operator)	::=	<pre><equal-or-not-equal-operator></equal-or-not-equal-operator></pre>
	i	< > <= >=
<equal-or-not-equal-operator></equal-or-not-equal-operator>	::=	= 〈 〉
<pre><dereference-operator></dereference-operator></pre>	::=	0
<assignment-operator></assignment-operator>	::=	F

Semantics:

The meanings of these operators are given in Sections 4, 5, and 6. The order of combination of operators and operands is determined by parentheses and by the operators' precedence. The operation implied by an operator at one precedence level is combined before the operation implied by an operator at a lower level. Within a particular precedence level, operations are combined from left to right if the !LEFTRIGHT directive is in effect and in an implementation-dependent order if the !REARRANGE directive is in effect.

Precedence of operators is defined by the syntax of the language and is summarized below:

- 6 @, subscripting, function calls
- 5 **
- 4 *, /, MOD
- 3 +, -
- 2 =, <>, <, >, <=, >=
- 1 NOT, AND, OR, EQV, XOR
- 0 assignment

8.2.4 SEPARATORS

Syntax:

<separator>

1:1,1;1!

Semantics:

<Separators> are used for the following purposes in J73:

- () Expression grouping, list delimiters, status constants, position brackets, subscripts, case labels
- (* *) Type conversions
- : Statement name, case label, and preset index terminator; loop control separator; overlay, dimension, subrange, and parameter separator
- , List separator
- ; Statement, declaration, and directive terminator
- ! Directive indicator, formal define parameter marker

8.3 LITERALS

Syntax:

teral>	::=	<pre><numeric-literal></numeric-literal></pre>	(8.3.1)
	1	<pre><bit-literal></bit-literal></pre>	(8.3.2)
	1	<boolean-literal></boolean-literal>	(8.3.3)
	t	<pre><character-literal></character-literal></pre>	(8.3.4)
	1	<pre><pre>(pointer-literal)</pre></pre>	(8.3.5)

Semantics:

⟨Literals⟩ are data objects whose value and type are inherent in
the form of the ⟨symbol⟩ itself. Their values are known at compile
time, and, like other compile-time values, cannot be altered during
execution.

8.3.1 NUMERIC LITERALS

Syntax:

<pre>(numeric-literal)</pre>	::=	<pre><integer-literal></integer-literal></pre>			
	ı	<floating-literal></floating-literal>			
	1	<fixed-literal></fixed-literal>			
<pre><integer-literal></integer-literal></pre>	::=	<number></number>			
<number></number>	::=	<digit></digit>	(8.1)		
<pre><floating~literal></floating~literal></pre>	:;=	<real-literal></real-literal>			
<real-literal></real-literal>	::=	<digit> <exponent></exponent></digit>	(8.1)		
	ı	<pre><fractional-form> [<exponent>]</exponent></fractional-form></pre>			
<exponent></exponent>	::=	E [<sign>] <number></number></sign>			
<sign></sign>	::=	+ -			
<fractional-form></fractional-form>	::=	<digit></digit>	(8.1)		

| [<digit>...] . <digit>... (8.1)

<fixed-literal>

::= <real-literal>

Semantics:

An (integer-literal), LL, denotes a decimal value. Its type is S NN, where NN is IMPLINTSIZE(MINSIZE(LL)).

The type of a <real-literal> or a <real-literal> preceded by a <sign> is determined by the context in which the literal appears, namely:

- when the literal is used as a preset value, it is implicitly converted to the type of the object being preset;
- when the literal is used as an assignment value, it is implicitly converted to the type of the target being assigned a value;
- when the literal is an operand of an infix relational or numeric operator and the other operand is not a real-literal, it is converted to the type of the other operand;
- when the literal is an actual parameter, it is converted to the type of the formal parameter;
- when a literal is the (initial-value) of a loop (control-clause), it is converted to the type of the (control-variable);
- when the literal is the argument of an explicit fixed or floating conversion, it is converted to the specified type.

If the type of an optionally signed <real-literal> is not determined contextually, it is considered to be a floating type with default precision.

A <real-literal> denotes a decimal value. If an <exponent> is present, the decimal value preceding the <exponent> is multiplied by 10 to the value specified in the <exponent>.

For <real-literals>, non-<exponent> digits in excess of MAXSIGDIGITS will be treated as zeroes in computing the fixed or floating value to be represented.

Contextual determination of the type of a real-literal will not be affected by the presence or absence of the <rearrange-directive>.

Constraints:

<Real-literals> may be implicitly converted to fixed or floating
values only.

The value of an <integer-literal> with size SS must not exceed MAXINT(SS).

The value of a <floating-literal> with precision PP must not exceed MAXFLOaT(PP).

The value of a <fixed-literal> with scale SS and fraction FF must not exceed MAXFIXED(SS,FF).

Examples:

Note that if II is an integer it m, then II = 2.5 is illegal, since a <real-literal> cannot be implically converted to an integer value.

8.3.2 BIT LITERALS

Syntax:

! S ! T | U | V

Semantics:

A <bit-literal> represents a bit string value. A <bit-literal> is composed of a string of <beads> whose <bead-size> in bits is indicated in the specification of the literal. The total size of the <bit-literal> is the <bead-size> times the number of beads enclosed within the primes.

The <beads> of a <bit-literal> can be specified as one to five bits in size. The <digit> preceding the B indicates the <bead-size>. Only those <beads> whose value will fit in the <bead-size> indicated are permitted. The digits 0 - 9 represent their actual values; the letters A - V represent the values 10 - 31 (see Table 8-1).

Table 8-1. Bit-Literal Bead Values

 Bead		 Binary Value	 ! !	 Bead 	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
i	i 	 	i -	 	 	i
1 0	i ! 1	I I 0	! !] G] 5	
1 1	1 1	1	!	H H	5	10001
1 2	1 2	10		l J I	5	10010
1 3	i 2	11		J	1 5 I	10011
1 4	1 3	100		I K	5	10100
1 5	I I 3	101		i I L I	5 1	10101
1 6	3	110		I I M	5	10110
 7	! ! 3	111		l N	5	10111
1 8	! 4 !	1000		0	5	11000
9	4	1001		P	5	11001
I A	1 4	1010		l Q	5	11010
В	1 4	1011		r I R	5	11011
C	 4	1100] 	I I S	5	11100
j D	1 4	1101	; 	 T	5	11101
! E	! 4	1110		י טיי	5 [11110 (
F	 4	1111		 V	5	11111
 	 	 	! 	 	 	

8.3.3 BOOLEAN LITERALS

Syntax:

<boolean-literal>

::= TRUE

FALSE

Semantics:

⟨Boolean-literals⟩ represent the two possible truth values. TRUE
is equivalent to lB'l', and FALSE is equivalent to lB'0'.

8.3.4 CHARACTER LITERALS

Syntax:

<character-literal>

::= <character>... '

(8.1)

Semantics:

<Character-literals> denote strings of character values.

8.3.5 POINTER LITERAL

Syntax:

<pointer-literal>

::= NULL

Semantics:

Any pointer item, regardless of its attribute, can have the value NULL, which indicates that the item points to no object.

8.4 COMMENTS

Syntax:

Semantics:

A <comment> has no semantic effect.

A <comment> in a <define-string> or <actual-define-parameter> is interpreted as part of the character sequence to be substituted when the <define-call> is expanded.

A <comment> can appear between any two <symbols>, subject to the constraints below.

Constraints:

A <comment> delimited by a quotation mark (") is not permitted between a <define-name> and a <define-string> in a <define-declaration>, or within the <actual-parameter-list> in a <define-call>.

A <comment> delimited by a quotation mark cannot contain a quotation mark, and a <comment> delimited by a percent character (%) cannot contain a percent character.

8.5 BLANKS

One or more blanks can be placed between (symbols). Blanks occurring between (symbols) have no semantic meaning.

Constraints:

Blanks cannot appear within <symbols> except in <characterliterals>, <define-strings>, <define-calls>, and <comments>.

One or more blanks must appear between any two <symbols> if the absence of blanks could cause them to be interpreted as a single legal <symbol>, except that whether (* represents one or two <symbols> is contextually determined, e.g., (* represents two symbols in the following contexts:

TABLE AA (*) ...; 1TEM ... POS (*, 0);

AERONAUTICAL SYSTEMS DIV WRIGHT-PATTERSON AFB OH F/G 1/3
AFSC STANDARDIZATION CONFERENCE, 1553, 1589, 1750, 1760, ADA, N--ETC(U)
NOV 80 E C GANGH, S E SMITH
ASD-IT-80-5050-VOL-2
NL AD-A100 577 UNCLASSIFIED 3 of 5 100577

9.0 DIRECTIVES

Syntax:

<directive></directive>	: ;=	<pre><compool-directive></compool-directive></pre>	(9.1)
	1	<pre><copy-directive></copy-directive></pre>	(9.2.1)
	1	<pre><skip-directive> .</skip-directive></pre>	(9.2.2)
	1	<pre><begin-directive></begin-directive></pre>	(9.2.2)
	1	<pre><end-directive></end-directive></pre>	(9.2.2)
	1	<pre><linkage-directive></linkage-directive></pre>	(9.3)
	1	<pre><trace-directive></trace-directive></pre>	(9.4)
	1	<pre><interference-directive></interference-directive></pre>	(9.5)
	1	<pre><reducible-directive></reducible-directive></pre>	(9.6)
	1	<pre><nolist-directive></nolist-directive></pre>	(9.7.1)
	1	<pre><list-directive></list-directive></pre>	(9.7.1)
	ì	<eject-directive></eject-directive>	(9.7.1)
	1	<pre><listinv-directive></listinv-directive></pre>	(9.7.2)
	1	<pre><listexp-directive></listexp-directive></pre>	(9.7.2)
	ŧ	<pre><listboth-directive></listboth-directive></pre>	(9.7.2)
	i	<base-directive></base-directive>	(9.8)
	l	<isbase-directive></isbase-directive>	(9.8)
	1	<drop-directive></drop-directive>	(9.8)
	1	<leftright-directive></leftright-directive>	(9.9)
•	ı	<rearrange-directive></rearrange-directive>	(9.9)
	J	<pre><initialize-directive></initialize-directive></pre>	(9.10)
	1	<pre><order-directive></order-directive></pre>	(9.11)

Semantics:

Each implementation can specify (directives) in addition to those described here, but each must conform to the general form for a (directive). (Directives) begin with an exclamation point and terminate with a semicolon, and the word following the exclamation point must not duplicate that of any language-defined directive.

9.1 COMPOOL DIRECTIVES

Syntax:

<pre><compool-directive></compool-directive></pre>	::=	<pre>!COMPOOL [<compool-directive-list>] ;</compool-directive-list></pre>	
<pre><compool-directive-list></compool-directive-list></pre>	::=	<pre>[<compool-file-name>] <compool-declared-name>,</compool-declared-name></compool-file-name></pre>	
	1	([<compool-file-name>])</compool-file-name>	
<pre><compool-declared-name></compool-declared-name></pre>	::=	<name></name>	(8.2.1)
	1	(<name>)</name>	(8.2.1)
<pre><compool-file-name></compool-file-name></pre>	: ;=	<pre><character-literal></character-literal></pre>	(8.3.4)

Semantics:

A $\langle compool-directive \rangle$ is used to access definitions in a compool module.

A <compool-file-name is an implementation-dependent file name that specifies the desired compool. If it is omitted, an implicit unnamed compool is assumed. A <compool-file-name enclosed in parentheses implies that all <names in the compool are to be made available. (This does not include <names used in the compool that were obtained from other compools.)

If the <compool-directive> contains a list of <compool-declared-names>, only those names (except as noted below) will be made available.

If a <compool-declared-name > is the name of an item, table, or block declared with a <type-name >, that <type-name > is also made available if it is declared in that compool. (For pointer items, this includes the name of the pointed-to-type). If a

<compool-declared-name> is a <table-item-name>, the name of the table in
which it is contained is also made available. If a table name is made
available, any <status-lists> and <status-type-names> associated with
its <dimensions> are also made available, provided they are declared in
the designated compool.

If a <compool-declared-name> is the name of a table or block and is parenthesized, all names declared in the table or block will be made available, as well as all type names referenced in the table or block, provided they are declared in the designated compool. If a <compool-declared-name> is a <table-type-name> or <block-type-name>, the names of these components will be made available whether or not the name is parenthesized.

If a status item name is made available, its associated <status-list> and <status-type-name> (if any) will also be made available, if they were declared in the designated compool.

If a <compool-declared-name is the name of a subroutine, any <type-names associated with that subroutine's formal parameters and return value will also be made available, if they are declared in the designated compool.

Constraints:

A <compool-directive> must only occur immediately after START or immediately following another <compool-directive>.

The (compool-declared-names) must have been declared in the designated compool.

A (compool-declared-name) cannot be the name of a component declared in a type declaration, nor can it be the name of a formal parameter of a subroutine.

9.2 TEXT DIRECTIVES

9.2.1 COPY DIRECTIVES

Syntax:

<copy-directive>

::= ! COPY

(character-literal) ; (8.3.4)

Semantics:

The
copy-directive> is used to copy the contents of a text file
into a program. The
copy-directive> can be viewed as a <define-call>;
it is expanded at the point of its occurrence by substituting the
entirety of the file being copied. The
character-literal> is an
implementation-dependent file name.

9.2.2 SKIP, BEGIN, AND END DIRECTIVES

Syntax:

<skip-directive> ::= !SKIP [<letter>]; (8.1)

<begin-directive> ::= !BEGIN [<letter>]; (8.1)

<end-directive> ::= !END ;

Semantics:

The <skip-directive> is used in conjunction with a

<br

A <skip-directive> with a <letter> will suppress the processing of all text following a <begin-directive> containing the same <letter> up to the matching <end-directive>. A <skip-directive> with no <letter> refers to all <begin-directives>. The text following a <begin-directive> with no <letter> can be suppressed only by a <skip-directive> with no <letter>.

Begin-end directive pairs can be nested. Within a begin-end directive set whose text is being suppressed, enclosed

directives> are recognized for the purpose of matching <end-directives>.

Within a begin-end directive pair whose text is being suppressed, <copy-directives</pre> and <define-calls</pre> will not be expanded.

9.3 LINKAGE DIRECTIVES

Syntax:

Semantics:

The linkage-directive> indicates that the specified subroutine does not obey standard J73 linkage conventions. The <symbol> string specifies the implementation-dependent linkage type to be used in linking the procedure.

Constraints:

The linkage-directive> must only occur in a <subroutinedeclaration> or <subroutine-definition> between the heading and the
<declarations> of the formal parameters.

It a (subroutine-definition) contains a (linkage-directive), every (subroutine-declaration) for that subroutine must contain the same (linkage-directive).

9.4 TRACE DIRECTIVES

Syntax:

<trace-control> ::= (<boolean-formula>) (5.2.2)

Semantics:

The <trace-directive> provides a run-time facility to trace program flow and to monitor data assignment. This "tracing" will be active from the lexical point at which the <trace-directive> occurs in the source until the end of the scope containing the directive. Its effect extends into nested procedures declared within this lexical range of statements.

The <names> in the <trace-directive> are the names that will be traced, i.e., certain uses of these names as described in the following sentences will be noted in an implementation-dependent manner, for example on a symbolic output file. For statement names, tracing of the associated statement will be noted each time the statement is fallen into or branched to. For data names, modification of the data object and its new value will be noted. Modification of a data object is considered to have occurred upon execution of an assignment statement in which the data object is the target or upon return from a subroutine to which the data object was passed as an actual output parameter. For tables, modification of the entire table, a table entry, or an item in the table will be noted. For blocks, modification of any data contained in the block will be noted. For subroutine names, each call to the

If a <trace-control> appears in the <trace-directive>, the <trace-control> formula will be tested dynamically at each use of a <name> as defined in the preceding paragraph. The trace output is suppressed if the formula is determined to be false. If the <trace-control> is omitted, it is considered to be true.

If two or more active $\langle trace-directives \rangle$ contain the same $\langle name \rangle$, then the lexically latest one overrides the earlier ones for that $\langle name \rangle$.

Constraints:

All <names) in the <trace-directive>, including names used in the <trace-control>, except for statement names and subroutine names, must have been declared prior to their use in the <trace-directive>.

A (trace-directive) can occur only within a (statement).

A
bit-formula> cannot be implicitly converted to the
bcolean-formula> in a <trace-control>.

9.5 INTERFERENCE DIRECTIVES

Syntax:

<pre><interference-directive></interference-directive></pre>	::=	!INTERFERENCE <interference-control></interference-control>	;
<pre><interference-control></interference-control></pre>	::=	<pre><data-name> : <data-name>,</data-name></data-name></pre>	(2.6) (2.6)

Semantics:

The (interference-directive) informs the compiler that it cannot assume that the storage associated with the name to the left of the colon is distinct from the storage associated with the names to the right of the colon. In the absence of an (interference-directive) the compiler can make optimizations on the assumption that distinct (data-names) refer to distinct storage locations. If two (data-names) refer to the same storage location, these optimizations could result in erroneous code. If two (data-names) share the same storage, an assignment to one name should affect the value of the other. If the compiler optimizes on the assumption of non-interference, these

semantics might not be preserved.

The compiler is aware of storage overlapping as a result of (specified-table-items) and as a result of the arrangement of data within a single overlay. This overlapping need not be reported via an (interference-directive). Other instances of overlap, e.g., as a result of absolute addresses in separate overlays, must be stated by the use of an (interference-directive).

An <interference-directive> can occur only in a <declaration>.

All <data-names> in the <interference-control> must have been declared prior to their use in the <interference-directive>.

9.6 REDUCIBLE DIRECTIVES

Syntax:

<reducible-directive>

::= !REDUCIBLE ;

Semantics:

The <reducible-directive> is used to allow additional optimization of function-calls. A reducible function is one for which all calls with identically-valued actual parameters result in identical function values and output parameter values, and which does not modify any data except actual output parameters and automatic data declared within its own body. If a <reducible-directive> is used to designate such functions as reducible, the compiler may detect the existence of such common calls, save the values returned from the initial call for use in place of any subsequent calls, and delete these subsequent calls.

Constraints:

The <reducible-directive</pre>, if present, must be placed immediately
following the semicolon of the <function-heading</pre>.

If a function designated as reducible is both declared and defined, the <reducible-directive> must appear in both the definition of the function and in all declarations of it.

9.7 LISTING DIRECTIVES

9.7.1 SOURCE-LISTING DIRECTIVES

Syntax:

<nolist-directive> ::= !NOLIST ;

dist-directive> ::= !LIST ;

<eject-directive> ::= !EJECT ;

Semantics:

Listing directives are used to provide source listing control information to the compiler. The <nolist-directive> causes suppression of the source listing beginning with the next source line, up to and including the next directive>, which causes the listing to be resumed.

The <eject-directive> causes a page eject of the source listing before listing the following source lines. The <eject-directive> is ignored if the source listing is suppressed.

9.7.2 DEFINE-LISTING DIRECTIVES

Syntax:

tinv-directive>
::= !LISTINV;

tistexp-directive>
::= !LISTEXP;

Semantics:

Define-listing directives allow programmer control over the text to be included in the source program listing for <define-calls>.

The text contained in the listing for a particular (define-call) depends on the define-listing directive which was in effect at the point of the corresponding (define-declaration) (not on the directive in effect at the point of the (define-call)). If this directive was !LISTINV, then the listing contains the text of the (define-call); if the directive was !LISTEXP, then the listing contains the expanded string (the (define-string) after substitution of (actual-define-parameters); if the directive was !LISTBOTH, then the listing contains both the invocation and the expansion.

Each define-listing directive is in effect from the lexical point at which it appears to the end of the current scope or to the point at which the next define-listing directive appears, whichever is first. The default define-listing directive in effect at the beginning of every module is !LISTINV.

Constraint:

Note:

The effect of a define-listing directive for a particular (define-call) is independent of whether a (nolist-directive) is suppressing the source listing at the point of the (define-declaration) being invoked.

9.8 REGISTER DIRECTIVES

Syntax:

<base-directive></base-directive>	::=	!BASE <data-name> <integer-literal> ;</integer-literal></data-name>	(2.6) (8.3.1)
<pre><isbase-directive></isbase-directive></pre>	::=	!ISBASE <data-name> <integer-literal> ;</integer-literal></data-name>	(2.6) (8.3.1)
<drop-directive></drop-directive>	::=	<pre>!DROP <integer-literal> ;</integer-literal></pre>	(8.3.1)

Semantics:

Register directives affect target-machine register allocation. Each of these three directives uses an <integer-literal> in a target-machine-dependent way to specify which register is affected.

The <base-directive> loads the specified register with the address of the object corresponding to the <data-name>.

The <isbase-directive> directs the compiler to assume that the specified register contains the address of the data object corresponding to the <data-name>, but to take no action to guarantee it.

Register directives may be ignored in implementations for machines on which register allocation is not meaningful.

9.9 EXPRESSION EVALUATION ORDER DIRECTIVES

Syntax:

Semantics:

If a <leftright-directive is in effect, operators at the same precedence level are evaluated in left-to-right order within a given <formula, consistent with the order imposed by parentheses.

If a <rearrange-directive is in effect, order of evaluation is still constrained by parentheses and operator precedence, but the compiler is otherwise free to rearrange the expression for more optimal code generation, such as by applying associative and commutative laws.

The effect of each of these directives extends from the point at which it appears to the end of the current namescope or to the point at which a different expression-evaluation-order directive appears, whichever is first. At the beginning of each module, a rearrange-directive is in effect by default.

9.10 INITIALIZATION DIRECTIVES

Syntax:

<initialize-directive> ::= !INITIALIZE ;

Semantics:

The <initialize-directive> causes all STATIC data objects that are not explicitly initialized via an <item-preset>, <table-preset>, or

<block-preset>, to be preset by default to all zero bits.

Its effect extends from the point at which it appears to the end of the current namescope.

Constraint:

The <initialize-directive> may appear only in <declarations>, but not in a <table-body> nor in a <block-body-part> nor in a <sub-outine-declaration>.

9.11 ALLOCATION ORDER DIRECTIVES

Syntax:

<order-directive>

::= !ORDER ;

Semantics:

The <order-directive> directs a compiler to allocate storage for the data objects in a block or ordinary table in the order in which their declarations appear in the text of the <block-body-part> or the <ordinary-table-options>. Lexically declared data objects that occur earlier in text are allocated physically lower addresses, and if data objects share a word, lexically earlier data are allocated to the left of later data. In the absence of an <order-directive>, a compiler is free to rearrange the physical storage layout for ease of access or more optimal utilization of memory.

The effect of the <order-directive> extends from the point at which it appears to the end of the current block or table. If the <order-directive> is in a block, its effect extends to the components of any blocks or ordinary tables contained in the block.

If an <order-directive> appears in an <ordinary-table-options> in a <table-type-declaration>, the ordering extends to all tables declared of that type.

Constraints:

A block affected by an <order-directive> cannot contain an <overlay-declaration>.

The <order-directive>, if present, must be the first of the <block-body-options> in the <block-body-part>, or the first of the <ordinary-table-options> in the <ordinary-table-body>.

APPENDIX

CROSS-REFERENCE INDEX

This appendix provides a cross-reference for terminal and non-terminal constructs in the J73 syntax used in this manual. For each construct, columns give the section in the manual where it is defined and the sections where it is used or referenced.

Construct	Definition	Reference <u>s</u>
A		2.1.1.3, 7.0, 8.1, 8.3.2
ABORT		4.5, 4.10, 8.2.2
abort-phrase	4.5	4.5
abort-statement	4.10	4.0
ABS		6.3.6, 8.2.2
abs-function	6.3.6	6.3
absolute-address	2.6	2.6
actual-define-parameter	2.4.1	2.4.1
actual-define-parameter-list	2.4.1	2.4.1
actual-input-parameter	4.5	4.5
actual-output-parameter	4.5	4.5
actual-parameter-list	4.5	4.5, 6.3
allocation-specifier	2.1.5	2.1.1, 2.1.2, 2.1.4
AND		5.2.1, 8.2.2, 8.2.3
and-continuation	5.2	5.2
arithmetic-operator	8.2.3	8.2.3
assignment-operator	8.2.3	8.2.3
assignment-statement	4.1	4.0

MIL-STD-1589B (USAF) 06 June 1980

Construct	Definition	References
В		2.1.1.4, 7.0, 8.1,
		8.3.2
BASÉ		9.8
base-directive	9.8	9.0
bead	8.3.2	8.3.2
bead-size	8.3.2	8.3.2
BEGIN		1.2.3, 2.0, 2.1.2.3, 2.1.2.4, 2.1.4, 2.5.1, 2.5.2, 2.7, 3.1, 4.0, 4.4, 8.2.2, 9.2.2
begin-directive	9.2.2	9.0
BIT		6.1, 8.2.2
bit-conversion	7.0	5.2
bit-formula	5.2	4.4, 5.0, 5.2, 5.2.2, 6.3.3, 6.3.5
bit-function	6.3.3	6.3
bit-function-call	5.2	5.2
bit-function-variable	6.1	6.1
bit-item-description	2.1.1.4	2.1.1.4
bit-literal	8.3.2	5.2, 8.3
bit-operator	8.2.3	8.2.3
bit-primary	5.2	5.2, 5.2.1
BITSINBYTE		1.4

Construct	Definition	References
BITSINPOINTER		1.4
BITSINWORD		1.4
BITSIZE		6.3.8, 8.2.2
bit-size	2.1.1.4	2.1.1.4
bits-per-entry	2.1.2.2	2.1.2.2
bit-type-conversion	7.0	7.0
bit-type-description	2.1.1.4	2.1.1, 7.0
bit-type-name	2.1.1.4	2.1.1.4, 7.0
bit-variable	5.2	5.2, 6.1
BLOCK		2.1.4, 2.2, 2.5.1, 8.2.2
block-body-options	2.1.4	2.1.4
block-body-part	2.1.4	2.1.4, 2.2
block-declaration	2.1.4	2.1
block-dereference	6.1	4.5, 6.1, 6.3.1
block-item	6.1	6.1
block-name	2.1.4	2.1.4, 2.5.1, 2.6, 5, 6.3.1, 6.3.8
block-preset	2.1.6	2.1.4
block-preset-list	2.1.6	2.1.6
block-preset-values-option	2.1.6	2.1.6
block-table	6.1	6.1
block-table-entry	6.1	6.1
block-table-item	6.1	6.1
	143	

Construct	Definition	References
block-type-declaration	2.2	2.2
block-type-name	2.2	2.1.1.7, 2.1.4, 2.2
boolean-formula	5.2.2	4.2, 4.3, 9.4
boolean-literal	8.3.3	5.2, 8.3
bounds-function	6.3.9	6.3
ВУ		4.2, 8.2.2
by-formula	4.2	4.2
by-or-then-phrase	4.2	4.2
by-phrase	4.2	4.2
BYREF		3.3, 8.2.2
EYRES		3.3, 8.2.2
RYTE		6.1, 6.3.4, 8.2.2
byte-function	6.3.4	6.3
byte-function-variable	6.1	6.1
BYTEPOS		1.4
EYTESINWORD		1.4
BYTESIZE		6.3.8, 8.2.2
BYVAL		3.3, 8.2.2
С		2.1.1.5, 7.0, 8.1, 8.3.2
CASE		4.4, 8.2.2
case-alternative	4.4	4.4

Construct	Definition	References
case-body	4.4	4.4
case-index	4.4	4.4
case-index-group	4.4	4.4
case-selector-formula	4.4	4.4
case-statement	4.4	4.0
character	8.1	2.4, 2.4.1, 8.3.4, 8.4
character-conversion	7.0	5.3
character-formula	5.3	4.4, 5.0, 5.2.1, 5.3, 6.3.4
character-function-call	5.3	5.3
character-item-description	2.1.1.5	2.1.1.5
character-literal	8.3.4	8.3, 9.1, 9.2.1
character-size	2.1.1.5	2.1.1.5
character-type-description	2.1.1.5	2.1.1, 7.0
character-type-name	2.1.1.5	2.1.1.5, 7.0
character-variable	5.3	5.3, 6.1
comment	8.4	8.2
compile-time-bit-formula	5.1.2	4.4, 5.0
compile-time-character-formula	5.1.3	4.4, 5.0
compile-time-fixed-formula	5.1.3	5.1
compile-time-floating-formula	5.1.2	1.4, 5.1
compile-time-formula	5.0	2.1.6
compile-time-integer-formula	5.1.1	1.4, 2.1.1.1, 2.1.1.2,

MIL-STD-1589B (USAF) 06 June 1980

Construct	Definition	References
		2.1.1.3, 2.1.1.4, 2.1.1.5, 2.1.1.6, 2.1.2.1, 2.1.2.2, 2.1.2.4, 2.1.6, 2.6, 4.4, 5.1, 6.3.9
compile-time-numeric-formula	5.1	5.0
compile-time-pointer-formula	5.5	5.0
compile-time-status-formula	5.4	2.1.2.1, 2.1.6, 4.4, 5.0
complete-program	1.1	
compound-def	2.5.1	2.5.1
compound-ref	2.5.2	2.5.2
compound-statement	4.0	4.0
COMPOOL		1.2.1, 8.2.2, 9.1
compool-declaration	2.0	1.2.1, 2.0
compool-declared-name	9.1	9.1
compool-directive	9.1	9.0
compool-directive-list	9.1	9.1
compool-file-name	9.1	9.1
compool-module	1.2.1	1.1
compool-name	1.2.1	1.2.1
CONDITION		8.2.2
conditional-statement	4.3	4.3
CONSTANT		2.1.3, 8.2.2
constant-declaration	2.1.3	2.0, 2.1

Construct	Definition	References
constant-index	2.1.6	2.1.6
constant-item-name	2.1.3	2.1.3, 6.1, 6.2
constant-table-item-name	6.2	6.2
constant-table-name	2.1.3	2.1.3, 6.2
continuation	4.2	4.2
control-clause	4.2	4.2
control-item	4.2	4.2
control-letter	4.2	4.2, 6.2
controlled-statement	4.2	4.2
control-variable	4.2	4.2
COPY		9.2.1
copy-directive	9.2.1	9.0
D		2.1.2.3, 8.1, 8.3.2
data-declaration	2.1	2.0, 2.1.4, 2.5.1, 2.5.2
data-name	2.6	2.6, 3.3, 9.5, 9.8
declaration	2.0	1.2.2, 1.2.3, 2.0, 3.1, 3.2
DEF		1.2.2, 2.5.1, 8.2.2
DEFAULT		4.4, 8.2.2
default-option	4.4	4.4
default-preset-sublist	2.1.6	2.1.6
default-sublist	2.1.1.6	2.1.1.6
	147	

Construct	Definition	References
def-block-instantiation	2.5.1	2.5.1
DEFINE		2.4, 8.2.2
define-call	2.4.1	8.2
define-name	2.4	2.4, 2.4.1
define-string	2.4	2.4, 8.2
definition-part	2.4	2.4
define-declaration	2.4	2.0
def-specification	2.5.1	2.5
def-specification-choice	2.5.1	2.5.1
dereference	6.1	6.1
digit	8.1	8.1, 8.2.1, 8.3.1, 8.3.2
dereference-operator	8.2.3	8.2.3
dimension	2.1.2.1	2.1.2.1
dimension-list	2.1.2.1	2.1.2, 2.1.3, 2.2
dimension-number	6.3.9	6.3.9
directive	9.0	1.2.1, 1.2.2, 1.2.3, 2.0, 2.1.2.3, 2.1.2.4, 2.1.4, 2.5.1, 2.5.2, 3.0, 3.1, 3.2, 4.0, 4.2, 4.4
DROP		9.8
drop-directive	9.8	9.0
E		8.1, 8.3.2
	148	

Construct	Definition	References
EJECT	9.7.1	9.7
eject-directive	9.7	9.0
ELSE		4.3, 8.2.2
else-clause	4.3	4.3
ENCAPSULATION		8.2.2
END		1.2.3, 2.0, 2.1.2.3, 2.1.2.4, 2.1.4, 2.5.1, 2.5.2, 2.7, 3.1, 4.0, 4.4, 8.2.2, 9.2.2
end-directive	9.2.2	9.0
entry-size	2.1.2.4	2.1.2.4
entry-specifier	2.1.1	2.1.2, 2.2
equal-or-not-equal-operator	8.2.3	5.2.1, 8.2.3
EQV		5.2, 8.2.2, 8.2.3
eqv-continuation	5.2	5.2
EXIT		4.8, 8.2.2
exit-statement	4.8	4.0
exponent	8.3.1	8.3.1
EXPORTS		8.2.2
external-declaration	2.5	2.0
F		2.1.1.2, 7.0, 8.1, 8.3.2
FALLTHRU		4.4, 8.2.2

MIL-STD-1589B (USAF) 06 June 1980

Construct	Definition	References
FALSE		8.2.2, 8.3.3
fbit	6.3.3	6.1, 6.3.3
fbyte	6.3.4	6.1, 6.3.4
FIRST		6.3.11, 8.2.2
fixed-conversion	7.0	5.1.3
fixed-factor	5.1.3	5.1.3
fixed-formula	5.1.3	5.1, 5.1.3, 5.2.2
fixed-function-call	5.1.3	5.1.3
fixed-item-description	2.1.1.3	2.1.1.3
fixed-literal	8.3.1	5.1.3, 8.3.1
fixed-machine-parameter	1.4	5.1.3
FIXEDPRECISION		1.4
fixed-term	5.1.3	5.1.3
fixed-type-description	2.1.1.3	2.1.1, 7.0
fixed-type-name	2.1.1.3	2.1.1.3, 7.0
fixed-variable	5.1.3	5.1.3
floating-conversion	5.1.2	5.1.2
floating-factor	5.1.2	5.1.2
floating-formula	5.1.2	5.1, 5.1.2, 5.2.1
floating-function-call	5.1.2	5.1.2
floating-item-description	2.1.1.2	2.1.1.2
floating-literal	8.3.1	5.1.2, 8.3.1
floating-machine-parameter	1.4	5.1.2
	150	
	001	

Construct	Definition	References
floating-primary	5.1.2	5.1.2
floating-term	5.1.2	5.1.2
floating-type-description	2.1.1.2	2.1.1, 7.0
floating-type-name	2.1.1.2	2.1.1.2, 7.0
floating-variable	5.1.2	5.1.2
FLOATPRECISION		1.4
FLOATRADIX		1.4
FLOATRELPRECISION		1.4
FLOATUNDERFLOW		1.4
FOR		4.2, 8.2.2
for-clause	4.2	4.2
formal-define-parameter	2.4	2.4
formal-define-parameter-list	2.4	2.4
formal-input-parameter	3.3	3.3
formal-output-parameter	3.3	3.3
formal-parameter-list	3.3	3.1, 3.2
formula	5.0	4.1, 4.2, 4.5, 5.1.1, 5.1.1, 5.1.2, 5.1.3, 5.2, 5.3, 5.4, 5.5, 5.6, 6.3.8
fractional-form	8.3.1	8.3.1
fraction-specifier	2.1.1.3	1.4, 2.1.1.3
FREE		8.2.2
function-body	3.2	3.2
	151	

Construct	Definition	References
function-call	6.3	5.1.1, 5.1.2, 5.1.3, 5.2, 5.3, 5.4
function-declaration	3.2	3.0
function-definition	3.2	3.2
function-heading	3.2	3.2
function-name	3.2	3.2, 3.3, 4.5, 6.1, 6.3, 6.3.1
G		°.1, 8.3.2
GOTO		4.7, 8.2.2
goto-statement	4.7	4.0
н		8.1, 8.3.2
HANDLER		8.2.2
		0.1.0.2.2
1		8.1, 8.3.2
IF		4.3, 8.2.2
if-statement	4.3	4.0
IMPLFIXEDPRECISION		1.4
IMPLFLOATPRECISION		1.4
IMPLINTSIZE		1.4
IN		8.2.2
increment-amount	6.3.2	6.3.2
	152	

Construct	Definition	References
index	6.1	6.1
INITIALI2E		9.10
initialize-directive	9.10	9.0
initial-value	4.2	4.2
INLINE		3.4, 8.2.2
inline-declaration	3.4	2.0
input-paramter-name	3.3	3.3
INSTANCE		2.5.1, 8.2.2
integer-conversion	7.0	5.1.1
integer-factor	5.1.1	5.1.1, 5.1.2, 5.1.3
integer-formula	5.1.1	4.4, 4.8, 5.1, 5.1.1, 5.2.1, 6.3.2, 6.3.3, 6.3.4, 6.3.5
integer-function-call	5.1.1	5.1.1
integer-item-description	2.1.1.1	2.1.1.1
integer-literal	8.3.1	5.1.1, 8.3.1, 9.8
integer-machine-parameter	1.4	5.1.1
integer-primary	5.1.1	5.1.1, 5.1.2
integer-size	2.1.1.1	1.4, 2.1.1.1
integer-term	5.1.1	5.1.1, 5.1.3
integer-type-description	2.1.1.1	2.1.1, 7.0
integer-type-name	2.1.1.1	2.1.1.1, 7.0
integer-variable	5.1.1	5.1.1
INTERFERENCE		9.5

MIL-STD-1589B (USAF) 06 June 1980

Construct	Definition	References
INTERRUPT		8.2.2
interference-control	9.5	9.5
interference-directive	9.5	9.0
INTPRECISION		1.4
intrinsic-function-call	6.3	6.3
ISBASE		9.8
isbase-directive	9.8	9.0
ITEM		2.1.1, 2.1.7.3, 2.1.2.4, 2.1.3, 8.2.2
item	6.1	6.1
item-declaration	2.1.1	2.1
item-dereference	6.1	6.1
item-nam e	2.1.1	2.1.1, 2.6, 4.2, 6.1
item-preset	2.1.6	2.1.1, 2.1.3
item-preset-value	2.1.6	2.1.6
item-type-declaration	2.2	2.2
item-type-description	2.1.1	2.1.1, 2.1.2.3, 2.1.1.4, 2.2, 3.2
item-type-name	2.2	2.1.1.1, 2.1.1.2, 2.1.1.3, 2.1.1.4, 2.1.1.5, 2.1.1.6, 2.1.1.7, 2.2
J		8.1, 8.3.2

Construct	Definition	References
К		8.1, 8.3.2
L		8.1, 8.3.2
LABEL		2.3, 8.2.2
label	4.0	1.2.3, 3.1, 4.0, 4.4
LAST		6.3.11, 8.2.2
LBOUND		6.3.9, 8.2.2
LEFTRIGHT		9.9
leftright-directive	9.9	9.0
letter	8.1	2.1.1.6, 2.4, 4.2, 8.1, 8.2, 8.2.1
letter-digit-\$-or-prime	8.2.1	8.2.1
letter-or-\$	8.2.1	8.2.1
LIKE		2.2, 8.2.2
like-option	2.2	2.2
LINKAGE		9.3
linkage-directive	9.3	9.0
LIST		9.7
LISTBOTH	9.7.2	9.0
LISTEXP	9.7.2	9.0
LISTINV	9.7.2	9.0
list-directive	9.7.1	9.0
	155	

Construct	Definition	References
literal	8.3	8.2
LOC		6.3.1, 8.2.2
loc-argument	6.3.1	6.3.1
location-specifier	2.1.2.4	2.1.2.4
loc-function	6.3.1	6.3
LOCSINWORD		1.4, 8.2.2
logical-continuation	5.2.1	5.2.1
logical-operand	5.2	5.2
logical-operator	8.2.3	8.2.3
loop-statement	4.2	4.0
loop-type	4.2	4.2
lower-bound	2.1.2.1	2.1.2.1, 4.4
lower-bound-option	2.1.2.1	2.1.2.1
м		2.1.2.3, 8.1, 8.3.2
machine-specific-function-call	6.3	6.3
machine-specific-procedure-call	4.5	4.5
main-program-module	1.2.3	1.1
mark	1.8	8.1
MAXBITS		1.4
MAXBYTES		1.4
MAXFIXED		1.4
MAXFIXEDPRECISION		1.4

Construct	Definition	References
MAXFLOAT		1.4
MAXFLOATPRECISION		1.4
MAXINT		1.4
MAXINTSIZE		1.4
MAXSIGDIGITS		1.4
MAXTABLESIZE		1.4
MINFIXED		1.4
MINFLOAT		1.4
MINFRACTION		1.4
MININT		1.4
MINRELPRECISION		1.4
MINSCALE		1.4
MINSIZE		1.4
MOD		8.2.2, 8.2.3
module	1.1	1.1
multiply-divide-or-mod	8.2.3	5.1.1, 8.2.3
multiply-or-divide	8.2.3	5.1.2, 5.1.3, 8.2.3
N		2.1.2.3, 8.1, 8.3.2
name	8.2.1	1.2.1, 1.2.3, 2.1.1, 2.1.1.6, 2.1.2.3, 2.1.3, 2.2, 2.4, 3.1, 3.2, 4.0, 8.2, 9.1, 9.4

Construct	Definition	References
named-bit-constant	5.2	5.2
named-character-constant	5.3	5.3
named-constant	6.2	5.1.1, 5.1.2, 5.1.3, 5.2, 5.3, 5.4, 5.5, 5.6
named-fixed-constant	5.1.3	5.1.3
named-floating-constant	5.1.2	5.1.2
named-integer-constant	5.1.1	5.1.1
named-floating-constant	5.1.2	5.1.2
named-pointer-constant	5.5	5.5
named-status-constant	5.4	5.4
named-table-constant	5.6	5.6
named-variable	6.1	6.1, 6.3.1
NENT		8.2.2
nested-block	4.5	4.5
NEW		8.2.2
NEXT		6.3.2, 8.2.2
next-argument	6.3.2	6.3.2
next-function	6.3.2	6.3
nbit	6.3.3	6.1, 6.3.3
nbyte	6.3.4	6.1, 6.3.4
NOLIST		9.7
nolist-directive	9.7.1	9.0
non-nested-subroutine	1.2.2	1.2.2, 1.2.3
	158	
	212	

Construct	Definition	References
NOT		5.2.1, 8.2.2, 8.2.3
NULL		8.2.2, 8.3.5
null-declaration	2.7	2.0, 2.1.2.3, 2.1.2.4, 2.1.4, 2.5.1, 2.5.2
null-statement	4.0	4.0
number	8.3.1	8.3.1
numeric-formula	5.1	4.2, 5.0, 6.3.6, 6.3.7
numeric-literal	8.3.1	8.3
NWDSEN		6.3.10, 8.2.2
nwdsen-argument	6.3.10	6.3.10
nwdsen-function	6.3.10	6.3
0		8.1, 8.3.2
operator	8.2.3	8.2
OR		5.2.1, 8.2.2, 8.2.3
or-continuation	5.2	5.2
ORDER		9.11
order-directive	9.11	9.0
ordinary-entry-specifier	2.1.2.3	2.1.2
ordinary-table-body	2.1.2.3	2.1.2.3
ordinary-table-item-declaration	2.1.2.3	2.1.2.3
ordinary-table-options	2.1.2.3	2.1.2.3
other-character		8.1

Construct	Definition	References
output-paramter-name	3.3	3.3
OVERLAY		2.6, 8.2.2
overlay-address	2.6	2.6
overlay-declaration	2.6	2.0, 2.1.4
overlay-element	2.6	2.6
overlay-expression	2.6	2.6
overlay-string -	2.6	2.6
P		2.1.1.7, 7.0, 8.1, 8.3.2
packing-specifier	2.1.2.3	2.1.2.3
PARALLEL		7.1.1.1, 8.2.2
paramter-binding	3.3	3.3
plus-or-minus	8.2.3	5.1.1, 5.1.2, 5.1.3, 8.2.3
pointer-conversion	7.0	5.5
pointer-formula	5.5	5.0, 5.2.2, 5.5, 6.1, 6.3.2
pointer-function-call	5.5	5.5
POS		2.1.2.4, 2.1.6, 2.6
pointer-item-description	2.1.1.7	2.1.1.7
pointer-item-name	6.1	6.1
pointer-literal	8.3.5	5.5
pointer-type-description	2.1.17	2.1.1, 7.0
pointer-type-name	2.1.1.7	2.1.1.7, 7.0
	160	
	214	

Construct	Definition	References
pointer-variable	5.5	5.5
precision	2.1.1.2	1.4, 2.1.1.2
preset-index-specifier	2.1.6	2.1.6
preset-values-option	2.1.6	2.1.6
PROC		3.1, 3.2, 8.2.2
procedure-body	3.1	3.1
procedure-call-statement	4.5	4.0
procedure-declaration	3.1	3.0
procedure-definition	3.1	3.0
procedure-heading	3.1	3.1
procedure-module	1.2.2	1.1
procedure-name	3.1	3.1, 3.3, 4.5, 6.3.1
PROTECTED		8.2.2
PROGRAM		1.2.3, 8.2.2
program-body	1.2.3	1.2.3
program-name	1.2.3	1.2.3
Q		8.1, 8.3.2
R		2.1.1.2, 8.1, 8.3.2
READONLY		8.2.2
real-literal	8.3.1	8.3.1
REARRANGE		9.9

MIL-STD-1589B (USAF) U6 June 1980

Construct	Definition	References
rearrange-directive	9.9	9.0
REC		3.1, 8.2.2
REDUCIBLE		9.6
reducible-directive	9.6	9.0
REF		2.5.2, 8.2.2
ref-specification	2.5.2	2.5
ref-specification-choice	2.5.2	2.5.2
REGISTER		8.2.2
relational-expression	5.2.1	5.2
relational-operator	8.3.1	5.2.1, 8.2.3
RENT		3.1, 8.2.2
REP		7.0, 8.2.2
rep-conversion	7.0	6.1, 7.0
repetition-count	2.1.6	2.1.6
rep-function-variable	6.1	6.1
reserved-word	8.2.2	2.1.1.6, 8.2
RETURN		4.6, 8.2.2
return-statement	4.6	4.0
round-or-truncate	2.1.1.2	2.1.1.1, 2.1.1.2, 2.1.1.3
s		2.1.1.1, 7.0, 8.1, 8.3.2

162

Construct	Definition	References
scale-specifier	2.1.1.3	1.4, 2.1.1.3
separator	8.2.4	8.2
SGN		6.3.7, 8.2.2
shift-count	6.3.5	6.3.5
shift-direction	6.3.5	6.3.5
shift-function	6.3.5	6.3
SHIFTL		6.3.5, 8.2.2
SHIFTR		6.3.5, 8.2.2
sign	8.3.1	5.1.1, 5.1.2, 5.1.3. 8.3.1
SIGNAL		8.2.2
sign-function	6.3.7	6.3
simple-def	2.5.1	2.5.1
simple-ref	2.5.2	2.5.2
simple-statement	4.0	4.0
size-argument	6.3.8	6.3.8
size-function	6.3.8	6.3
size-type	6.3.8	6.3.8
SKIP		9.2.2
skip-directive	9.2.2	9.0
spacer	2.6	2.6
specified-entry-specifier	2.1.2.4	2.1.2
specified-item-description	2.1.2.4	2.1.2.4

MIL-STD-1589B (USAF) 06 June 1980

Construct	Definition	References
specified-preset-sublist	2.1.6	2.1.6
specified-sublist	2.1.1.6	2.1.1.6
specified-table-body	2.1.2.4	2.1.2.4
specified-table -item-declaration	2.1.2.4	2.1.2.4
specified-table-options	2.1.2.4	2.1.2.4
START		1.2.1, 1.2.2, 1.2.3, 8.2.2
starting-bit	2.1.2.4	2.1.2.4
starting-word	2.1.2.4	2.1.2.4
statement	4.0	1.2.3, 3.1, 4.0, 4.2, 4.3, 4.4
statement-name	4.0	2.3, 3.3, 4.0, 4.5, 4.7, 6.3.1
statement-name-declaration	2.3	2.0, 2.5.1
STATIC		2.1.5, 8.2.2
STATUS		2.1.1.6, 8.2.2
status	2.1.1.6	2.1.1.6
status-constant	2.1.1.6	2.1.1.6, 5.4, 8.2
status-conversion	7.0	5.4
status-formula	5.4	4.4, 5.0, 5.4, 6.1, 6.3.11
status-function-call	5.4	5.4
status-inverse-argument	6.3.11	6.3.11
status-inverse-function	6.3.11	6.3

Construct	Definition	References
status-list	2.1.1.6	2.1.1.6
status-list-index	2.1.1.6	2.1.1.6
status-size	2.1.1.6	2.1.1.6
status-type-description	2.1.1.6	2.1.1, 7.0
status-type-name	2.1.1.6	2.1.1.6, 6.3.11, 7.0
status-variable	5.4	5.4
STOP		4.9, 8.2.2
stop-statement	4.9	4.0
structure-specifier	2.1.2.2	2.1.2, 2.2
subroutine-attribute	3.1	3.1, 3.2
subroutine-body	3.1	3.1, 3.2
subroutine-declaration	3.0	2.0, 2.5.2
subroutine-definition	3.0	1.2.2, 1.2.3, 3.1
subroutine-name	3.3	3.3, 3.4
subscript	6.1	6.1, 6.2
symbol	8.2	9.3
т		2.1.1.2, 2.1.2.2, 8.1, 8.3.2
TABLE		2.1.2, 2.1.3, 2.2, 8.2.2
table	6.1	6.1
table-conversion	7.0	5.6
table-declaration	2.1.2	2.1
	165	

Construct	Definition	References
table-dereference	6.1	6.1
table-description	2.1.2	2.1.2, 2.1.3
table-entry	6.1	6.1
table-formula	5.6	5.0, 5.6
table-item	6.1	6.1
table-item-name	2.1.2.3	2.1.2.3, 2.1.2.4, 6.1, 6.2
table-name	2.1.2	2.1.2, 2.6, 6.1, 6.3.9, 6.3.10
table-preset	2.1.6	2.1.2, 2.1.2.3, 2.1.2.4
table-preset-list	2.1.6	2.1.6
table-type-declaration	2.2	2.2
table-type-name	2.2	2.1.1.7, 2.1.2, 2.2, 6.3.10, 7.0
table-type-specifier	2.2	2.2
table-variable	5.6	5.6
TERM		1.2.1, 1.2.3, 8.2.2
THEN		4.2, 8.2.2
then-phrase	4.2	4.2
то		8.2.2
TRACE		9.4
trace-control	9.4	9.4
trace-directive	9.4	9.0
TRUE		8.2.2, 8.3.3

166

Construct	Definition	References
ТҮРЕ		2.2, 8.2.2
type-declaration	2.2	2.0
type-name	2.1.1.7	2.1.1.7
U		2.1.1.1, 7.0, 8.1, 8.3.2
UBOUND		6.3.9, 8.2.2
UPDATE		8.2.2
upper-bound	2.1.2.1	2.1.2.1, 4.4
user-defined-function-call	6.3	6.3
user-defined-procedure-call	4.5	4.5
v		2.1.1.6, 2.1.2.4, 8.1, 8.3.2
variable	6.1	4.1, 4.5, 5.1.1, 5.1.2, 5.1.3, 5.2, 5.3, 5.4, 5.5, 5.6, 6.1
variable-list	4.1	4.1
W		2.1.2.4, 2.6, 8.1
which-bound	6.3.9	6.3.9
WHILE		4.2, 8.2.2
while-clause	4.2	4.2
while-phrase	4.2	4.2
	167	
	221	

Construct	Definition	References
WITH		8.2.2
WORDSIZE		6.3.8, 8.2.2
words-per-entry	2.1.2.4	2.1.2.4
WRITEONLY		8.2.2
x		8.1
XOR		5.2.1, 8.2.2, 8.2.3
xor-continuation	5.2	5.2
Y		8.1
Z		2.1.1.2, 8.1
ZONE		8.2.2

MIL-STD-1750A (USAF)
2 July 1980
SUPERSEDING
MIL-STD-1750 (USAF)
21 February 1979

MILITARY STANDARD SIXTEEN-BIT COMPUTER INSTRUCTION SET ARCHITECTURE



FSC IPSC

HH SID 17'0A (USAE) 2 July 1980

DEPARAMENT OF DEFENSE Washington D.C. 2000

Sixtcombit Computer Instruction Set Architecture MII | \$140.1750A (USAF)

- 1. This Military Standard is approved for use by the Department of the Air Force, and is available for use by all Departments and Agencies of the Department of Defense.
- 2. Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in maproving this document should be addressed to: Acronautical Systems Division, Attn: ASDZENESS, Wright Patterson Aur Force Bare, Olno 45433, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

COMPAS

Payagoph	Pa	ř.c.
1	SCOPE AND PURPOSE	1
1.1	Scope	1
1,2	Purpose	1
1,3	Applicability	1
1,4	Benefits	i
2	REFERENCED DOCUMENTS	1
3	Diffinitions	1
3,1	Accumulator	1
3,2	Address	1
3.3	Arithmetic logic unit (ALU)	1
3.4	Avionics	i
3.5	Base register	ì
3.6	Bit	1
· · · ·		1
3.7	,,	
3.8	Central processing unit (CPU)	1
3.9	Control unit	2
3.10	General purpose register	2
3.11	Index register	2
3.12	Input/output (1/0)	2
3.13	Instruction	2
3.14	Instruction counter (IC)	2
3.15	Instruction set architecture (ISA)	2
3.16	Interrupt	2
3,17	Memory	2
3.18	Operation code (OPCODE)	2
3.19	Operand	2
3.20	•	2
	1.490 7.6973.661	2
3.21	Trogrammed Impostorepac (110)	
3.22	Register	2
3.23	Register transfer language (RTL)	2
3.24	Reserved	2
3.25	Spare	2
3.26	Stack	2
3.27	Stack pointer	3
3.28	Status word register	3
3.29	Word	3
1	GENERAL REQUIREMENTS	3
4.1	Data formats	3
4.1.1	Simple precision fixed point data	3
4.1.2	Doub' precision fixed point data	4
4 1 3	fixed point operands	4
4 1.1	Results on fixed point overflow	4
4 1.5	libeting point data	4
4.1 6	Extended precision floating point data	5
4.1.7	floating point operands of the floating and the floating of th	6

MH STD-1750A (USAE) 2 July 1980

4.1.8	Truncation of floating point results		-	C
4.1.9	Results of division		-	(
4.2	Instruction formats	-	-	1
4.2.1	Register to register format		-	1
4.2.2	Instruction counter relative format	-	-	7
4.2.3			_	7
4.2.4	Base relative indexed format	- -	-	1
4.2.5	long instruction format		_	8
4.2.6	Immediate opcode extension format			8
4.3	Addressing modes		-	8
4.3.1	Addressing modes			8
	Memory direct (D)			8
4.3.2	Manual direct industry (NY)		_	
4.3.3	Memory indirect (1)			8
4.3.4	· · · · · · · · · · · · · · · · · · ·			10
4,3,5	manny manage aren pro maching (in)			10
4.3.6	2			10
4.3.7				10
4.3.7.1	thine drates who is positive (Itil)		-	10
4.3.7.2	Immediate short negative (ISN)		-	1.0
4.3.8			-	10
4.3.9	Base relative (B)		-	10
4.3.10			-	10
4.3.11			_	10
4.4		- -	_	10
4.4.1			_	10
4.4.2			_	11
4, 4, 2, 1	· · · · · · · · · · · · · · · · · · ·		_	11
4.4.2.2	Status word (SW)		_	11
4.4.2.3	Fault register (FT)		_	12
4.4.2.4				13
4.4.2.5	Pending interrupt register (PI)		_	13
4.4.2.6	Input/output interrupt code registers (IOIC)(optional			13
) - 		13
4.4.2.7	Page registers (optional)		_	
4.4.2.8	tionery table but a give the time to the t			13
4.4.3				14
4.4.4	110000000		-	14
4.4.4.1	Processor reset state		-	14
4.4.4.2	, oo.			14
4.4.5	interior committee (per mour)		-	14
4.5			~	15
4.5.1	nemory addressing		-	15
4.5.1.1	the motification of the artificial control of the c		-	15
4.5.1.2	Memory addressing boundary constraints		-	15
4.5.2	Expanded memory addressing (optional)		-	15
4.5.2.1	Group selection		-	15
4.5.2.2	Page register word format		_	15
4,5,2,3	Partial implementations of expanded memory addressing	-	_	18
4.5.3	Memory parity (optional)		-	18
1.5.4	Momory block protect (optional)		_	18
4.5.5	References to unsuplemented memory		_	18
4,5,6	Start up both (optional)		_	18
4.5.7	Reserved to not y Tocal reas		_	18
4.6	Interrept control		-	18
-1,11	THIGHT PARTICULAR TO THE TANK	-		10

MIL-SID-1750A (USAF) 2 July 1980

1.6.1	Interrupts	-	-	-	-	-	18
4,6,1.1	Interrupt acceptance				-	-	18
1,6.1,2	Interrupt software control	-					18
1.6.1.3	Interrupt priority definitions					-	21
4.6.1.4	Interrupt priority definitions Interrupt vectoring mechanism				-	-	21
4.7	Input/output	-	-	-	-	-	21
4.7.1	Input	-	-	-	-	-	22
4.7.2	Output	-	-	-	-	-	22
1.7.3	Imput/output commands	-	-	-	-	-	22
4.7.4	Input/output command partitioning			-	-	-	22
4,7.5	Input/output interrupts (optional)		-	-	-	-	22
4.7.6	Dedicated I/O memory locations	-	-	-	-	-	22
4.8	Instructions	-	-		-	-	22
1.8.1	Invalid instructions	-	-	-	-	-	22
4.8.2	Mnemonic conventions	-	-	-	-	-	22
4.8.3	Instruction matrix	_	-	-	-	-	23
1.8.4	Instruction set notation	-	-	-	-	-	23
5	DETAILED REQUIREMENTS	-	-	-	-	-	29
	F						
5.1	Execute input/output	-	-	-	-	-	29
5.2	Vectored input/output	-			-	-	33
5.3		-		-	-	-	34
5.4	Reset bit	-		_	-	-	35
5.5		_		_	_	-	36
5.6							37
5.7	Set variable bit in register Reset variable bit in register		-	-	-	-	38
5.8	neset variable byt in regioter	-	-	_	_	_	39
5.9	Test variable bit in register Shift left logical	-					40
5.10	on the total togical	-	-		-	-	41
5.11	Shift right logical	-	_	-	_		42
5.12	Shirt in this artenmetre	-					43
5.13	Shift left cyclic	-	-		-	-	41
5.14	would be to to to to to to to to to to to to to	-		-	-	-	45
5.15	Double shift right logical	-	-			-	46
5,16	both to shift right at the same to				-	-	47
5,17	nous to sinte to to oyours					_	48
5.17	Shire regions, cooks in register					_	49
5.19	Shift arithmetic, count in register	_			-	_	
5.20	Shift cyclic, count in register	-				_	
5,21	Pouble shift logical, count in register -	-	-		-	_	52
5,22	Double shift arithmetic, count in register	_	-				53 54
5.73 	Houble shift cyclic, count in register -	_	-	-	-	_	-
5 2 \$	Jump on condition			•			00
5 , 25 (Jump to subroutine	•	-	_	_	_	
5 . 7	Subtract one and jump	-	-	-	•	-	58
9 - ₹ ? 	firmula incorditionally	-	-	_	_	_	59
5 , 2 :	Branch if equal to (zero)	-	-	_	-	-	60
(Branch if less than (zero)	-	-	_	-	-	61
(. (j	Branch to executive	-	-	_	_	_	62 63
(s)	Provide if less than or equal to (zero)	-	-	-	-	-	64
r	Breach if greater thin (zero)	-	_	_	-	_	65
•		-	-	_	_	-	
	Branch if greater than or equal to (zero)	-	-	-	_		- 66

MH 510 1750A (#SAi) 2 July 1980

5.35	load status 6	7
5.34	Stack IC and jump to subroutine 6	38
5.37		9
5.38	Single precision load 7	70
5.39	Double precision load 7	12
5.40		13
5.41	Extended precision floating point load 7	14
5.42		15
5.43		76
5.44		7
5.45		78
5 46		19
5.47	Move multiple words, memory-to-memory 8	30
5.48		3 1
5.49	•	32
5.50		33
5,61		34
5.52		35
5.53		36
5,54		37
5.55		39
5.56		1 (
5.57		2
5.58		3
5.59		4
5.60	Floating point add 9	95
5.61		7
5.62		86
5.63		9
5.64	Decrement memory by a positive integer 10	1
5.65	Single precision negate register 10	2
5.66	Double precision negate register 10	3
5.67	Double precision integer subtract 10	4
5,68	Floating point subtract 10) 5
5.69	Extended precision floating point subtract 10	7
5.70	Floating point negate register 10	8 (
5.71	Single precision integer multiply with 16-bit product 10	9
5.72	Single precision integer multiply with 32-bit product 11	0
5.73	Double precision integer multiply 11	1
5,74	Floating point multiply 11	2
5.75	Extended precision floating point multiply 11	4
5.76	Single precision integer divide with 16-bit dividend 11	6
5.77	Single procision integer divide with 32-bit dividend 11	17
5.78	Double precision integer divide 11	8
5.79	Floating point divide	9
5.80	Extended precision floating point divide 12	
5.81	Inclusive togical OR 12	
5.82	togical A'dD 12	
5.83	facturity togical OR	
5 . 84	togical (AMD 12	
6 85	Convert (Galing point to 16 bit integer 12	
5,400	Convert 16 bit integer to flocking point, 12	
5.87	Convert extended procession floating point to 32-bit integer - 12	

MH-SID-1750A (USAF) 2 July 1980

WANTER.

	INDEX	_	_	-	-	_	-	-	-	•	140
5.97	Break point	-	-	-	-	-	-	-	-	-	138
5.96	No operation - ·	-	-	-	•-	-	-	-	-	•-	137
5.95	Extended precision floating	poin	t co	ompare)	-	-	-	-	-	136
5.94	Floating point compare -	-	-	-		-	-	-	-	-	135
5.93	Double precision compare -	-	-	-	-	-	-	-	-	-	134
5.92	Compare between limits -	-	~	-		-	-	-	-	-	133
5,91	Single precision compare -	-	-	-	۳.		-	••	-		132
5,90	Exchange words in registers	-	-		~			-	-	•	131
5.89	txchange bytes in register		-	-		-	-	-	-	-	130
5.88	Convert 32-bit integer to ex	dend	ed (ireci	ion	fli	atii	ig po	nint	-	129

MIL-STD-1750A (USAF) 2 July 1980

FIGURES

Figure									$\mathbf{P}_{\mathbf{G}}$		
1	Expanded memory mapping diagram	-		-	-	-	-	-	-	16	
2	Interrupt system flowchart -	-	-	-	-	-	-	-	••	20	
3	Interrupt vectoring system -	-	-	-	-	-	-	-	-	21	

TABLES

Lable									<u>Page</u>
1	Single precision fixed point num	bers		_	_	_	-	-	3
11	Double precision fixed point num			-	-	-	-	_	4
111	32-bit floating point numbers	-		-	-	-	-	_	5
1 V	48-bit extended floating point n	umbei	·s -	-	_	-	_	_	6
V	Addressing modes and instruction			_	-	-	-	-	9
VI	Processor reset state	-		_	-	-	-	_	14
117	At code to access key mapping	_		_	_	_	-	_	17
111V	Interrupt definitions	_		_	-	_	-	_	19
IX	Input/output channel groups -	-		-	-	_	-	_	23
X	Operation code matrix	_		_	_	_	_	_	27
ΧI	Extended operation codes	_		-	_	_	_	_	28

1. SCOPE AND PURPOSE

- 1.1 <u>Scope</u>. This standard defines the instruction set architecture (ISA) for airborne computers. It does not define specific implementation details of a computer.
- 4.2 <u>Purpose</u>. The purpose of this document is to establish a uniform instruction set architecture for airborne computers which shall be used in Air Force avionic weapon systems.
- 1.3 <u>Applicability.</u> This standard is intended to be used to define only the ISA of airborne computers. System-unique requirements such as speed, weight, power, additional input/output commands, and environmental operating characteristics are defined in the computer specification for each computer. Application is not restricted to any particular avionic function or specific hardware implementation by this standard. Generally, the ISA is applicable to, and shall be used for, computers that perform such functions as moderate accuracy navigation, computed air release points, weapon delivery, air rendezvous, stores management, aircraft guidance, and aircraft management. This standard is not restricted to implementations of "stand-alone" computers such as a mission computer or a fire control computer. Application to the entire range of avionics functions is encouraged such as stability and control, display processing and control, thrust management, and electrical power control.
- 1.4 <u>Benefits</u>. The expected benefits of this standard ISA are the use and re-use of available support software such as compilers and instruction level simulators. Other benefits may also be achieved such as: (a) reduction in total support software gained by the use of the standard ISA for two or more computers in a weapon system, and (b) software development independent of hardware development.

2 REFERENCED DOCUMENTS

Not applicable.

3 DEFINITIONS

- 3.1 <u>Accumulator</u>. A register in the arithmetic logic unit used for intermediate storage, algebraic sums and other arithmetic and logical results.
- 3.2 Address. A number which identifies a location in memory where information is stored.
- 3.3 Arithmetic logic unit (Al.U). That portion of hardware in the central processing unit in which arithmetic and logical operations are performed.
- 3.4 <u>Avionics</u>. All the electronic and electromechanical systems and subsystems (hardware and software) installed in an aircraft or attached to it. Avionics systems interact with the crew or other aircraft systems in these functional areas: communications, navigation, weapons delivery, identification, instrumentation, electronic warfare, reconnaissance, flight control, engine control, power distribution, and support equipment.
- 3.5 <u>Base register.</u> Any general register used to provide the base address portion of the derived address for instructions using the base relative or base relative-indexed addressing modes.
- 3.6 <u>Bit.</u> Contraction of binary digit; may be either zero or one. In information theory, a binary digit is equal to one binary decision or the designation of one of two possible values or states of anything used to store or convey information.
- 3.7 Byte. A group of eight binary digits.
- 3.8 <u>Central processing unit (CPU)</u>. That portion of a computer that controls and performs the execution of instructions.

MIL-STD-1750A (USAF) 2 July 1980

- 3.9 <u>Control unit</u>. That portion of hardware in the CPU that directs sequence of operations, interprets coded instructions, and initiates proper commands to other parts of the computer.
- 3.10 <u>General purpose register</u>. A register that may be used for arithmetic and logical operations, indexing, shifting, input output, and general storage of temporary data.
- 3.11 <u>Index register.</u> A register that contains a quantity for modification of an address without permanently modifying the address.
- 3.12 Input/output (I/O). That portion of a computer which interfaces to the external world.
- 3.13 Instruction. A program code which tells the computer what to do.
- 3.14 <u>Instruction counter (IC)</u>. A register in the CPU that holds the address of the next instruction to be executed.
- 3.15 <u>Instruction set architecture (ISA)</u>. The attributes of a digital computer as seen by a machine (assembly) language programmer. ISA includes the processor and input/output instruction sets, their formats, operation codes, and addressing modes; memory management and partitioning if accessible to the machine language programmer, the speed of accessible clocks; interrupt structure; and the manner of use and format of all registers and memory locations that may be directly manipulated or tested by a machine language program. This definition excludes the time or speed of any operation, internal computer partitioning, electrical and physical organization, circuits and components of the computer, manufacturing technology, memory organization, memory cycle time, and memory bus widths.
- 3.16 <u>Interrupt</u>. A special control signal that suspends the normal flow of the processor operations and allows the processor to respond to a logically unrelated or unpredictable event.
- 3.17 Memory. That portion of a computer that holds data and instructions and from which they can be accessed at a later time.
- 3.18 Operation code (OPCODE). That part of an instruction that defines the machine operation to be performed.
- 3.19 Operand. That part of an instruction that specifies the address of the source, the address of the destination, or the data itself on which the processor is to operate.
- 3.20 <u>Page register</u>. A register which is used to supply additional address bits in paged memory addressing schemes.
- 3.21 <u>Programmed input/output (PIO)</u>. A type of I/O channel that allows program control of information transfer between the computer and an external device.
- 3.22 <u>Register</u>. A device in the CPU for the temporary storage of one or more words to facilitate arithmetical, logical, or transfer operations.
- 3.23 <u>Register transfer language (RTL)</u>. A language used to describe operations (upon registers) which are caused by the execution of each instruction.
- 3.24 Reserved. Must not be used.

- 3,25 Spare. A framework for usage is defined by the standard with particulars to be defined by the application requirements.
- 3.26 <u>Stack.</u> A sequence of memory locations in which data may be stored and retrieved on a last-in-first-out (1.1FO) basis.

- 3.27 Stack pointer. A register that points to the last item on the stack.
- 3.28 Status word register. A register whose state is defined by some prior event occurrence in the computer.
- 3.29 Word. Sixteen bits.

4 GENERAL REQUIREMENTS

- 4.1 <u>Data formats.</u> The instruction set shall support 16-bit fixed point single precision, 32-bit fixed point double precision, 32-bit floating point and 48-bit floating point extended precision data in 2's complement representation.
- 4.1.1 <u>Single precision fixed point data</u>. Single precision 16-bit fixed point data shall be represented as a 16-bit 2's complement integer number with the most significant bit (MSB) as the sign bit:

MSB	LSB
S	 ا
0 1	15

Examples of single precision fixed point numbers are shown in table I.

TABLE I. Single precision fixed point numbers

Integer	16-Bit Hexadecimal Word
32767	7 F F F
16384	4 0 0 0
4096	1000
2	0 0 0 2
1	0 0 0 1
0	0 0 0 0
-1	FFFF
-2	FFFE
-4096	F 0 0 0
-16384	C 0 0 0
-32767	8001
-32768	8000

MIL-SID-1750A (USAF) 2 July 1980

4.1.2 <u>Double precision fixed point data</u>. Double precision 32 bit fixed point data shall be represented as a 32 bit 2's complement integer number with the most significant bit (MSB) of the first evoid as the sign bit

MSB			1.5B
S	1	(1 SH)	1
0 1	15 16		31

Examples of machine representation for double precision fixed point numbers are shown in table fl.

TABLE II. Double precision fixed point numbers

Integer	32-B	i t	Н	e x a	ıde	e c	i ma	a 1	Word
2,147,483,647	7	F	f	F	f	F	F	F	
1,073,741,824	4	0	0	0	0	0	0	0	
2	0	0	0	0	0	0	0	2	
1	0	0	0	0	0	0	0	1	
0	0	0	0	0	0	0	0	0	
-1	F	F	F	F	F	F	F	F	
-2	F	F	F	F	F	F	F	Ε	
-1,073,741,825	C	0	0	0	0	0	0	0	
-2,147,483,647	8	0	0	0	0	0	0	1	
-2,147,483,648	8	0	0	0	0	0	0	0	

- 4.1.3 Fixed point operands. All operands for fixed point adds, subtracts, multiplies and divides are integer. A fixed point overflow shall be defined as arithmetic overflow if the result is greater than $7FFF_{16}$ or less than 8000_{16} for single precision and greater than $7FFF_{16}$ or less than 8000_{16} for double precision.
- 4.1.4 <u>Results on fixed point overflow.</u> On fixed point operations which cause overflow, the operation shall be performed to completion as if the MSBs are present and the 16 LSBs for single precision or the 32 LSBs for double precision shall be retained in the proper register(s). Division by zero shall produce a fixed point overflow and return results of all zeros.
- 4.1.5 Floating point data. Floating point data shall be represented as a 32-bit quantity consisting of a 24-bit 2's complement mantissa and an 8-bit 2's complement exponent.

MSB		1.5B MSB	LSB
181	Mantissa	Exponent	1
0 1		23 24	31

Floating point numbers are represented as a fractional mantissa times 2 raised to the power of the exponent. All floating point numbers are assumed normalized or floating point zero at the beginning of a floating point operation and the results of all floating point operations are normalized (a normalized floating point number has the sign of the mantissa and the next bit of opposite value) or floating point zero. A floating point zero is defined as $0000\ 0000\ 1600$ that is, a zero mantissa and a zero exponent $000\ 1600$. An extended floating point zero is defined as $0000\ 0000\ 0000\ 1600$ that is, a zero mantissa and a zero exponent. Some examples of the machine representation for 32 bit floating point numbers are shown in table III.

TABLE III. 32-bit loating point numbers

 Decimal Number	Hexadecimal Mantissa	Notation EXP
0.9999998 x 2 ¹²⁷	7FFF FF	7F
0.5 x 2 ¹²⁷	4000 00	7F
0.625 x 2 ⁴	5000 00	04
0.5 x 2 ¹	4000 00	01
0.5 x 2 ⁰	4000 00	00
0.5 x 2 ⁻¹	4000 00	FF
0.5 x 2 ⁻¹²⁸	4000 00	80
0.0 x 2 ⁰	0000 00	00
-1.0 x 2 ⁰	8000 00	00
-0.5000001 x 2 ⁻¹²⁸	BFFF FF	80
-0.7500001 x 2 ⁴	9FFF FF	04

4.1.6 Extended precision floating point data. Extended floating point data shall be represented as a 48-bit quantity consisting of a 40-bit 2's complement mantissa and an 8-bit 2's complement exponent. The exponent bits 24 to 31 lay between the split mantissa bits 0 to 23 and bits 32 to 47. The most significant bit of the mantissa is the sign bit 0, and the least significant bit of the mantissa is bit 47.

MIL-STD-1750A (USAF) 2 July 1980

1 1	Mantissa	F	Mantissa	1
181	MS	J E x p o	nent LS	ĺ
0 1		23 24	31 32	47

TABLE IV. 48-bit extended floating point numbers

Some examples of the machin's representation of 48-bit extended floating point numbers are shown in table IV.

!	Hexa	decimal	Notation
Decimal Number	Mantissa (MS)	Exp	Mantissa (LS)
$\stackrel{.}{\approx} 0.5 \times 2^{127}$	400000	7 F	0000
0.5 x 2 ⁰	400000	00	0000
0.5×2^{-1}	400000	FF	0000
0.5 x 2 ⁻¹²⁸	400000	80	0000
-1.0 x 2 ¹²⁷	800000	7F	0000
-1.0 x 2 ⁰	800000	00	0000
-1.0 x 2 ⁻¹	800000	FF	0000
-1.0 x 2 ⁻¹²⁸	800000	80	0000
0.0 x 2 ⁰	000000	00	0000
$ -0.75 \times 2^{-1}$	A00000	FF	0000

For both floating point and extended floating point numbers, an overflow is defined as an exponent overflow and an underflow is defined as as exponent underflow.

- 4.1.7 Floating point operands. All operands for floating point instructions must be normalized or a floating point zero. A floating point overflow shall be defined as exponent overflow if the exponent is greater than $7F_{16}$. The results of an operation which causes a floating point overflow shall be the largest positive number if the sign of the resulting mantissa was jositive, or shall be the smallest negative number if the sign of the resulting mantissa was negative. Underflow shall be defined as exponent underflow if the exponent is less than 80₁₆. The results of an operation which causes a floating point underflow shall be floating point zero. Separate interrupts are set for overflow and underflow. Only the floating point instructions shall set the underflow interrupt.
- 4.1.8 Truncation of floating point results. All floating point results shall be truncated toward negative infinity.
- 4.1.9 Results of division. The sign of any non-zero remainder is the same as the dividend for all division instructions; the remainder is only accessible for single precision integer divides with 16 bit dividends and for single precision integer divides with 32 bit dividends.

- 4.2 <u>Instruction formats.</u> Six basic instruction formats shall support 16 and 32-bit instructions. The operation code (opcode) shall normally consist of the 8 most significant bits of the instruction.
- 4.2.1 Register-to-register format. The register-to-register format is a 16-bit instruction consisting of an 8-bit opcode and two 4-bit general register (GR) fields that typically specify any of 16 general registers. In addition, these fields may contain a shift count, condition code, opcode extension, bit number, or the operand for immediate short instructions.

MSB				LSB
i	Opcode		GR1	GR2
0		7 8	11 1	2 15

4.2.2 <u>Instruction counter relative format</u>. The Instruction Counter (IC) Relative Format is a 16-bit instruction consisting of an 8-bit opcode and an 8-bit displacement field.

MS	В		LSB
1	Opcode	Displaceme	ent J
0		7 8	15

4.2.3 Base relative format. The base relative instruction format is a 16-bit instruction consisting of a 6-bit opcode, a 2-bit base register field and an 8-bit displacement field. The base register (BR) field allows the designation of one of four different registers.

MSB	LSB
Opcode BR Displaceme	nt
0 5 6 7 8	15
BR = 0 implies general registe	r 12
BR = 1 implies general registe	r 13
BR = 2 implies general registe	r 14
BR = 3 implies general registe	r 15

4.2.4 <u>Base relative indexed format</u>. The base relative indexed instruction format is a 16-bit instruction consisting of a 6-bit opcode, a 2-bit base register field, a 4-bit opcode extension and a 4-bit index register field. The base register (BR) field allows the designation of one of four different base registers and the index register (RX) field allows the designation of one of fifteen different index registers.

MIL STD-1750A (USAF) 2 July 1980

MSB				LSB
Opcod			x. RX	1
0	5 6	7 8	11 12	15
BR = 0	implies	general	register	12
BR = 1	implies	general	register	13
BR = 2	implies	general	register	14
BR = 3	implies	general	register	15
RX	= 0 imp	lies no	indexing	

4.2.5 <u>Long instruction format</u>. The Long Instruction Format is a 32-bit instruction consisting of an 8-bit opcode, a 4-bit general register field, a 4-bit index register field and a 16-bit address field.

MSB				t SB
Opcode	GR1) RX	16-Bit Address Field	1
0		11 12		31

Typically, GR1 is one of the 16 general registers on which the instruction is performing the operation. RX is one of the 15 general registers being used as an index register. The 16-bit address field is either a full 16-bit memory address or a 16-bit operand if the instruction specifies immediate addressing.

4.2.6 Immediate opcode extension format. The immediate opcode extension format is a 32-bit instruction consisting of an 8-bit opcode, a 4-bit general register field, a 4-bit opcode extension and a 16-bit data field. Typically, GR1 is one of the 16 general registers on which the instruction is performing the operation. Op. Fx. is an opcode extension.

MSB			LSB
Opcode	GR1	Op.Ex. 16-Bit Immediate Data	f
0		11 12 15 16	31

- 4.3 Addressing modes. Table V specifies the instruction word format, the Derived Address (DA), and the Derived Operand (DO) for each addressing mode that shall be implemented. The smallest addressable memory word is 16 bits: hence, the 16-bit address fields allow direct addressing of 64K (65,536) words. There is no restriction on the location of double word operands in memory.
- 4.3.1 Register direct (R). An addressing mode in which the instruction specified register contains the required operand. (With the exception of this address mode, DA denotes a memory address.)
- 4.3.2 Memory direct (D). An addressing mode in which the instruction contains the memory address of the operand.
- 4.3.3 Memory direct-indexed (DX). An addressing mode in which the memory address of the required operand is specified by the sum of the content of an index register and the instruction address field. Registers R1, R2, ..., R15 may be specified for indexing.

TABLE V. Addressing modes and instruction word format

300	FG- MF1	DERIVED GPERAND (DO.		DERIVED ADDRESS (CA)		HOTES
	•	S P.	Fit Pt. and D P	S 40	Fit P. Brd O F	
	Sh ::					Fast ofed Precision
1 Register Girect	1 84 Ve 1 00 1					Tastra, your
÷		(RB)	(RB.RB+1)	2	P6. P8+1	there or and
	0 7 8 11 12 15 16 31					Tocases at 38
2, Memory Direct	Alaxila					
-0-	pro (actioners) pro (incered)	[A] [A+(RX)]	[A.A.:; [A-(HE),A-1+(RE)]	A-(RX)	A+: RA). A+:+(RX)	
	18 91 51 21 11 2 2 0					
3. Memory Indirect	1 0.6 1 #A +X 1 A					
; ;		[[A]] [[A*(A1)]]	[[A].(A]-1] [[A-(AX)].[A-(RX)]+1]	[W] [[(w-(m))]]	[A] [A-(RX)]] [A-(RX)]-1	
4 Invediate Long	16 15 15 15 3			_		
a Not inferible	=					
ř			:	:	:	
B. Index 1014	1 0 C. 1 AA 1 AR 1 1 5					
	PRIO (Anningered)		: :	. ;	: : : : : : : : : : : : : : : : : : : :	
5. Immediate Short						
	0 7 0 11 12 19			- -		
-d11-		[3-1]	:		}	
:	0 7 8 11 ;2 15	:				
b Kegat ve	1 0 0 1					
-45 F.		(1:1)	:	:	:	
6 IC Relative	1 0 1 0					
-104-		:	•	0+(IC)	•	-128 ₅ 2 ₅ 127
7 Base Relative	0 5678 15					Bate registers. BR-R12 R13.
B. Bot Indexible	toc lust on i					R14. and R15.
÷	・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・	[(pn-(gu)]	[04-1-00-1-400]	00-(BB)	30+(84),50+1+(88)	6gDUs285
	0 5 5 7 8 11 77 15	~				
B. Indexible	-					
, K	(できる) (1879 - 17 17 17 18 18 17 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	[(88)]	(「日本) 「日本) 「日本) (日本) (日本) (日本) (日本) (日本) (日本) (日本) ((BB)	(BO) (BB)+1 (BB) +1+(BB)	
				:		

- 4.3.4 <u>Memory indirect (I)</u>. An addressing mode in which the instruction specified memory address contains the address of the required operand.
- 4.3.5 <u>Memory indirect with pre-indexing (IX)</u>. An addressing mode in which the sum of the content of a specified index register and the instruction address field is the address of the address of the required operand. Registers R1, R2, ..., R15 may be specified for pre-indexing.
- 4.3.6 <u>Immediate long (IM)</u>. There shall be two methods of Immediate Long addressing: one which allows indexing and one which does not. The indexable form of immediate addressing is defined in table V. If the specified index register, RX is not equal to zero, the content of RX is added to the immediate field to form the required operand; otherwise the immediate field contains the required operand.
- 4.3.7 Immediate short (IS). An addressing mode in which the required (4-bit) operand is contained within the (16-bit) instruction. There shall be two methods of Immediate Short addressing: one which interprets the content of the immediate field as positive data, and a second which interprets the content of immediate field as negative data.
- 4.3.7.1 <u>Immediate short positive (ISP)</u>. The immediate operand is treated as a positive integer between 1 and 16.
- 4.3.7.2 <u>Immediate short negative (ISN)</u>. The immediate operand is treated as a negative integer between 1 and 16. Its internal form shall be a 2's complement, sign-extended 16-bit number.
- 4.3.8 <u>Instruction counter relative (ICR)</u>. This addressing mode is used for 16-bit branch instructions. The contents of the instruction counter minus one (i.e., the address of the current instruction) is added to the sign extended 8-bit displacement field of the instruction. The sum points to the memory address to which control may be transferred if a branch is executed. This mode allows addressing within a memory region of 80₁₆ to 7F₁₆ words relative to the address of the current instruction.
- 4.3.9 <u>Base relative (B).</u> An addressing mode in which the content of an instruction specified base reg. is added to the 8-bit displacement field of the (16-bit) instruction. The displacement field is taken to be a positive or other between 0 and 255. The sum points to the memory address of the required operand. This mode allow odd within a memory region of 256 words beginning at the address pointed to by the base register.
- 4.3.10 <u>Base relative-indexed (BX)</u>. The sum of the contents of a specified index register and a specified base register is the address of the required operand. Registers R1, R2, ..., R15 may be specified for indexing.
- 4.3.11 Special (S). The special addressing mode is used where none of the other addressing modes are applicable.
- 4.4 Registers and support features.
- 4.4.1 General registers. The instruction set shall support a minimum of 16 registers (R0 through R15). The registers may be used as accumulators, index registers, base registers, temporary operand memory, and stack pointers with the following restrictions:
 - a. Only registers R1, R2, ..., R15 may be used as index registers (RX).
 - b.Only four registers, R12, R13, R14, and R15 may be used as base registers for instructions having the Base Relative address mode.
 - c.R15 is the implicit stack pointer for the Push and Pop Multiple instructions (Opcode 8F₁₆ and 9F₁₆).
 - d. The general registers are not in the logical memory address space.
 - e.Instructions having the Base Relative addressing mode have a single accumulator. The register pair (R0, R1) is the accumulator for double precision and floating point operations. Register R2 is the accumulator for single precision operations, except multiply and divide base relative also use R3.

The general registers shall functionally appear to be 16 bits in length. For instructions requiring a 32-bit operation, adjacent registers shall be concatenated to form effective 32 bit registers. Instructions requiring 48-bit operation shall concatenate three adjacent registers to form an effective 48-bit register.

When registers are concatenated, the register specified by the instruction shall represent the most significant word. The register set wraps around, that is, R15 concatenates with R0 for 32 bit operations and R15 concatenates with R0 and R1 for 48-bit operations.

- 4.4.2 <u>Special registers</u>. The instructions shall make use of the following special registers: instruction counter, status word, fault register, interrupt mask, pending interrupt register, and input/output interrupt code registers.
- 4.4.2.1 <u>Instruction counter (IC)</u>. A 16-bit register used for program sequencing. It allows instructions within a range of 65,536 words to be executed. It is external to the general registers. It is saved in memory when an interrupt is serviced.
- 4.4.2.2 Status word (SW). The instruction set shall reference a 16-bit status word register whose state is defined by some prior event occurrence in the computer. The figure below indicates the format for the SW with the following paragraphs describing the meaning of the Condition Status (CS) field, reserved bits, the Processor State (PS) field, and the Address State (AS) field.

•	•	Reserved	,	•	1
0	 3 4			 	 15

CS Bits:

A four-bit field (bits 0 through 3) of the status word shall be dedicated to instruction results (i.e., instruction status bits) and is defined as condition status (CS). Bits 0, 1, 2, and 3 shall be identified as C, P, Z, and N, respectively, and their meanings are given by the following register transfer description:

 $C = (CS)_0 = 1$ if result generates a carry from an addition or no borrow from a subtraction

 $P = (CS)_1 = 1$ if result is greater than (zero)

 $Z = (CS)_2 = 1$ if result is equal to (zero)

 $N = (CS)_3 = 1$ if result is less than (zero)

Reserved Bits: I

Bits 4 through 7 of the status word shall be reserved.

PS Bits:

A four-bit field (bits 8 through 11) of the status word shall be dedicated to the processor state (PS) code. The code value defined by the PS shall be used for the following two functions:

For implementations which include the memory access lock feature of the expanded memory addressing option (see paragraph 4.5.2.2), PS shall define the memory access key code for all instructions and operand references to memory. References to memory during the interrupt recognition sequence for vector table pointer fetches and linkage/service parameter store/read references shall not use PS to define the memory access key code, but shall use an implied PS=0 value.

PS shall determine the legal/illegal criteria for privileged instructions. When PS=0 and a privileged instruction execution is attempted, the instruction shall be legal and shall be executed properly as defined. When $PS \neq 0$ and a privileged instruction execution is attempted, the

instruction shall be illegal, shall be aborted, and the privileged instruction fault bit in the fault register (F1₁₀) shall be set to one.

AS bits:

A four-bit field (bits 12 through 15) of the status word shall be dedicated to the address state (AS) code. For implementations which do not include the expanded memory addressing option, an address state fault shall be generated for any operation which attempts to modity. AS to a non-zero value. For implementations which include the expanded memory addressing option, AS shall define the group (pair) of page register sets to be used for all instruction and operand references to memory. References to memory during the interrupt recognition sequence for vector table pointer fetches and service parameter load references shall not use AS to define the operand page register set, but shall use an implied AS = 0 value. The linkage parameter store references shall use the AS field of the new status word. For partial implementations which include less th. a 16 groups of page register sets for the expanded memory addressing option (see paragraph 4.5.2.3), the address state fault bit in the fault register (FT₁₁) shall be set to one if any operation attempts to establish an AS value that is not implemented.

4.4.2.3 Fault register (ET). The fault register is a 16-bit register used for indicating machine error conditions. The logical OR of the fault register bits is used to generate the machine error interrupt. The fault register shall be read and cleared by an XIO instruction. If a particular fault bit is not implemented, then the bit shall be set to zero. The fault bits shall be assigned as specified in the following:

	_	2 3	•	_	_	-	_	-		 			
MEMOR	Y		TY	1/0	o is	PARE		ILL	EGAL		1	BITE	ł

The bits shall have the following meaning when set to one (1):

Bit 0: CPU Memory Protection Fault. The CPU has encountered an access fault, write protect fault, or execute protect fault.

Bit 1: DMA Memory Protection Fault. A DMA device has encountered an access fault or a write protect fault.

Bit 2: Memory Parity Fault.

Bit 3: PIO Channel Parity Fault.

Bit 4: DMA Channel Parity Fault.

Bit 5: Illegal I/O Command Fault. An attempt has been made to execute an unimplemented or reserved I/O command.

Bit 6: PIO Transmission Fault. Other I/O error checking devices, if used, may be ORed into this bit to indicate an error.

Bit 7: Spare.

Bit 8: Illegal Address Fault. A memory location has been addressed which is not physically present.

Bit 9: Illegal Instruction Fault. An attempt has been made to execute a reserved code.

Bit 10: Privileged Instruction Fault. An attempt has been made to execute a privileged instruction with

PSÆ0.

Bit 11: Address State Fault. An attempt has been made to establish an AS value for an unimplemented

page register set.

Bit 12: Reserved.

Bit 13: Built-in Test Fault. Hardware built-in test equipment (BITE) error has been detected.

Bit 14-15: Spare BITE. These bits are for use by the designer for future defining (coding, etc.) the BITE error which is detected. This can be used with Bit 13 to give a more complete error description.

4.4.2.4 <u>Interrupt mask (MK)</u>. The interrupt mask register is software controlled and contains a mask bit for each of the system interrupts. The interrupt system is defined in paragraph 4.6.

4.4.2.5 <u>Pending interrupt register (PI)</u>. The pending interrupt request register is software and hardware controlled and contains the pending interrupts that are attempting to vector the instruction counter. A pending interrupt is set by a system interrupt signal. The pending interrupt bit that generates the interrupt request is cleared by hardware action during the interrupt processing prior to initiating software at the address defined by the new IC value. The register may be set, cleared, and read by the I/O instructions.

4.4.2.6 <u>Input/output interrupt code registers (IOIC)(optional)</u>. The input/output interrupt code registers, if implemented, are used to indicate which channel generated the input/output interrupt. One register is assigned for each of the two input/output interrupts. Each register is set by hardware to reflect the address of the highest priority channel requesting that level of interrupt. The address shall be 00_{16} for channel number 0, 01_{16} for channel number 15, 71_{16} for channel number 127, etc. The IOICs shall not be altered once the interrupt sequence has commenced until they are read by an I/O instruction.

MSB				LSB
1	Spare	1	Channel Code	1
0		7 8		15

- 4.4.2.7 Page registers (optional). Up to 256 sixteen bit registers for optional expanded memory addressing.
- 4.4.2.8 <u>Memory fault status register (MFSR) (optional)</u>. The memory fault status register provides the page register selection designators associated with memory faults. The page register designators (below) captured by the MFSR are valid for the memory reference causing the fault.

•	•	SERVED	•	•		•
0		 			12	

LPA: Address of page register within the set.

RESERVED: Must not be used.

IO: Instruction/operand page set selector (1 = instruction).

AS: Address of selected group.

4.4.3 <u>Stack</u>. The instruction set shall support a stack mechanism. The operation of the stacking mechanism shall be such that the "last-in, first-out" concept is used for adding items to the stack and the Stack Pointer (SP) register always contains the memory address where the last item is stored on the stack. The stack provides for nested subroutine linkage using register 15. The stack shall also reside in a user defined memory area. Two instructions shall use register number 15 (R15) as the implied system stack pointer: Push Multiple registers, PSFIM (see page 87), and Pop Multiple registers, POPM (see page 77). The stack expands linearly toward zero as items are added to it.

Two instructions, Stack IC and Jump to Subroutine, SJS (see page 68), and Unstack IC and Return from Subroutine, URS (see page 69), allow the programmer to specify any of the 16 general registers as the stack pointer. The memory block immediately preceding the stack area may be protected (by user using memory protect RAM), thus providing a means of knowing (memory protect interrupt) when the stack limit is exceeded. The stack shall be addressed by the Stack IC and Jump to Subroutine, Unstack IC and Return from Subroutine, Push Multiple, and Pop Multiple instructions.

4.4.4 Processor initialization.

4.4.4.1 Processor reset state. Table VI defines the processor reset state:

TABLE VI. <u>Processor reset state</u>

Register/Device/Function	Condition After Reset
Instruction Counter	All zeros
Status Word	All zeros
fault Register	All zeros
Pending Interrupt Register	All zeros
Interrupt Mask Register	All zeros
General Registers	Indeterminate
Interrupts	Disabled
Timers A & B	Started and all zeros ¹
Page Registers	Group O enabled ¹
Page Registers AL Field	All zeros ¹
Page Registers W Field	Zero ¹
Page Registers E Field	Zero ¹
Page Registers PPA field	Exact logical to physical 1
Memory Protect RAM	Disabled and all zeros 1 2
Start Up ROM	Enabled ¹
DMA Enable	Disabled ¹
Input Discretes	Indeterminate ¹
Trigger Go Indicator	Started ¹
Discrete Outputs	All zeros ¹

If implemented (optional)

- 4.4.4.2 <u>Power up.</u> Upon application of power, the processor shall enter the reset state, the normal power up discrete shall be set (if implemented), and execution shall begin.
- 4.4.5 Interval timers (optional). If implemented, then two interval timers shall be provided in the computer and shall be referred to as I mer A and Timer B. Both timers can be loaded, stopped, started, and read with the commands described in the NIO paragraph (see page 29). The two timers shall be 16-bit counters which operate as

² Main Memory Globally Protected

follows. Effectively, a one is automatically added to the least significant bit of the timer. Bit fifteen is the least significant bit and shall represent the specified increment value of that timer, i.e., either 10 or 100 microseconds. An interrupt request is generated when a timer increments from FFFF₁₆ to 0000_{16} . After power up, if the timers are not loaded by software, then an interrupt request is generated after 65.536 counts. A sample of the 16-bit counting sequence (shown in hex) is 0000,0001,...,7FFF,8000,...,FFFF,0000,..., At system reset or power up, the timers are initialized in accordance with paragraph 4.4,4.1. The timers are halted when a breakpoint, BPT (see page 138), instruction is executed and the console is connected.

4.5 Memory.


- 4.5.1 <u>Memory addressing</u>. The instruction set shall use 16-bit logical addresses to provide for referencing of 65,536 words. When the expanded memory option (see paragraph 4.5.2) is not implemented, physical addresses shall equal logical addresses.
- 4.5.1.1 Memory addressing arithmetic. Arithmetic performed on memory logical addresses shall be modulo 65,536 such that references to the maximum logical address of FFFF₁₆ plus 1 shall be to logical address 0000₁₆.
- 4.5.1.2 <u>Memory addressing boundary constraints</u>. There shall be no odd or even memory address boundary constraints.
- 4.5.2 Expanded memory addressing (optional). If used, then expanded memory addressing shall be performed via a memory paging scheme as depicted in figure 1. There shall be a maximum of 512 page registers in the page file (not in logical memory space). These shall functionally be partitioned into 16 groups with 2 sets per group and 16 page registers per set. Within a group, one set shall be designated for instruction references and the other set for operand references. The page size shall be 4096 words such that one set of 16 page registers shall be capable of mapping 65,536 words defined by a 16-bit logical address. The page group shall be selected by the 4-bit Address State (AS) field of the Status Word (SW). The instruction/operand set within the group shall be selected by the hardware that differentiates between instruction and operand memory references. The 4 most significant bits of any 16-bit logical address shall select the page register within that set. The 8-bit Physical Page Address (PPA) within the page register shall be concatenated with the 12 least significant bits of the logical address to form a 20-bit physical address, allowing addressing of 1,048.576 words of physical memory.
- 4.5.2.1 <u>Group selection</u>. During instruction and operand references to memory, the address state (AS) field of the status word shall be used to designate the page file group. During an interrupt recognition sequence, the operand set of group zero shall be used for vector table and pointer references to memory.
- 4.5.2.2 <u>Page register word format</u>. Each page register shall be 16 bits. The figure below indicates the format for the page register words with the following paragraphs describing the meaning of the access lock (AL) field, the execute protect (E) bit, the write protect (W) bit, reserved bits, and the Physical Page Address (PPA) field.

1	AL	i	E/W	Res	erved	PPA	I
0		3	4	5	78		15

AL Field:

The access lock and key feature is optional if expanded memory addressing is implemented. If the access lock and key feature is not implemented, then the AI, field shall always be zero. If it is implemented, then a 4-bit field (bits 0 through 3) of each page register shall contain the access lock (AL) code for the associated page register, which shall be used with the access key codes to determine access permission. The access key codes may be supplied by either the status word or the DMA channel. For each of the possible 16 values of the AI, code, access shall be permitted for the reference acc ording to table VII.

References supplying an unacceptable access key code shall not modify any memory location or general registers and an access fault shall be generated. An access fault resulting from a CPU reference attempt shall set fault register bit 0 to cause a machine error interrupt. An access fault






FIGURE 1. Expanded memory mapping diagram

TABLE VII. At code to access for mapping

AL Code	Acceptable Access Key Codes
0	0
1	0,1
2	0,2
3	0,3
4	0,4
5	0,5
6	U.6
7	0,7
8	0,8
9	0.9
Α	0 , A
В	0 , B
С	0,C
D	0,0
E	0 , E
F	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

resulting from a DMA attempt shall set fault register bit 1 to cause a machine error interrupt. Note that the access lock and key codes defined in the above table have the following characteristics:

- a.An access lock code of ${\rm F}_{16}$ is an "unlocked" lock code and allows any and all access key codes to be acceptable.
- b.An access key code of 0 is a "master" key code and is acceptable to any and all access took codes.
- c.Access key codes 1 through E_{16} are acceptable to only their own "matched" lock code or the "unlocked" lock code of F_{16} .
- d.An access key code of F₁₆ is acceptable to only the "unlocked" lock code of F₁₆.

E Bit:

For instruction page register sets only, bit 4 shall be defined as the E bit and shall determine the acceptable/unacceptable criteria for read references for instruction fetches. When E=1, any attempted instruction read reference designating that associated page register shall be terminated and an execute protect fault .i..all be generated. An execute protect fault shall set fault register bit 0 to cause a machine error interrupt.

W Bit:

For operand page registers only, bit 4 shall be defined as the W bit and shall determine the acceptable/unacceptable criteria for write references. When W=1, any attempted write reference designating that associated page register shall not modify any memory location and a write protect fault shall be generated. A write protect fault resulting from a CPU reference attempt shall set fault register bit 0 to cause a machine error interrupt. A write protect fault resulting from a DMA reference attempt shall set fault register bit 1 to cause a machine error interrupt.

Reserved Bits: Bits 5 through 7 of all of the page registers shall be reserved and shall always be 0.

PPA Field: An eight bit field (bits 8 through 15) of each page register shall be dedicated to the physical page address which is used to define the physical address as depicted in figure 1.

4.5.2.3 Part il implementation of expanded incurory addressing. A given implementation of this standard may include a partial implementation of the expanded addressing option. That partial implementation may us 2, 4, or 8 groups of pa, e registers as follows:

Number of Groups	AS Group Codes
2	0 and 1
4	0 through 3
8	0 through 7

Within any full or partial implementation, the lock feature may or may not be included.

- 45.3 Memor, parity (optional). If used, then bit 2 in the fault register shall be set to indicate a memory parity error.
- 4.5.4 Men as block protect (eptional). If used, shall be as described by the input/output instructions. For operations which contain multiple memory references, each store operation shall be as defined by the memory protection for that specific memory address.
- 4.5.5. <u>References to unimplemented memory.</u> Attempted access to physical addresses which are not implemented shall generate an illegal address fault and shall cause the referencing action to terminate. An illegal address fault shall set thalt register bit 8 to cause a machine error interrupt.
- 4.5.6 <u>Start up ROM</u> (optional). If used, the start up read only memory (ROM) address range shall be contiguous starting from address 0 up to a maximum of 65,536, as required by the system application. When the start up ROM is enabled, if an I/O or CPU store function is executed whose address is within the start up ROM, then the store is attempted into the main memory. When the start up ROM is enabled, if a read function (instruction or operand) is executed from either I/O or the CPU whose address is to the start up ROM, then the read shall be from the start up ROM. When disabled, the start up ROM cannot be accessed.
- 4.5.7 Reserved memory logations. Locations 2 through $1F_{16}$ are reserved. Locations 20_{16} through $3F_{16}$ are used by the hardware and the stored program as defined by table VIII.
- 4.6 Interrupt control.
- 4.6.1 <u>Interrupts</u>. The instruction set shall support a minimum of sixteen (16) interrupts as shown in table VIII. An interrupt request may occur at any time; however, the interrupt processing must wait until the current instruction is completed. An exception to this is the Move Multiple Word which may be interrupted after each single word transfer. The overall procedure for acceptance of, responding to, and processing of an interrupt shall be as illustrated by the flow chart of figure 2.
- 4.6.1.1 <u>Interrupt acceptance</u>. The interrupt system shall have the capability to accept external and internal interrupts. Figure 2 indicates the relationship between the interrupt signals, the pending interrupt register, the interrupt mask register, the priority control logic, the software controllable/accessible signals and the bindamental communications between the interrupt system and the CPU.
- 46.1.2 Interrupt software control. Software shall be able to input from or output to the interrupt mask register as well as the pending interrupt register. Also, software shall be able to disallow recognition of interrupts via the fiscillar interrupts signal (without inhibiting interrupt acceptance into the pending interrupt register) and to allow acceptance into the pending interrupt register) and to allow acceptance of interrupts via the "enable interrupts" signal. The disabling shell not allow are interrupts after the bord in 2 of the disable instruction. The CPL state trupt service hardware shall continue to "dos.ble interrupts" for any instruction after the bord by the crapts restriction as a completed. Full accompliance of the continue of the properties from

TABLE VIII. Interrupt definitions

 - Interrupt Number		Linkage Pointer Address	Interrupt Service Pointer Address (Hex)	 -
 0 	0	20	 21 	Power Down (cannot be masked or disabled)
 1 	1	 22 	 23 	 Machine Error (cannot be disabled)
2	2	24	 25	 Spare
3	3	26	27	Floating Point Overflow
4	4	28	29	 Fixed Point Overflow
 5 	5	2 A	 2B	 Executive Call (cannot be masked or disabled)
6	6	2C	2D	Floating Point Underflow
7	7	2E	2F	Timer A (if implemented)
 8	8	30	31	Spare
! ! 9	9	32	33	Timer B (if implemented)
10	10	34	35	 Spare
11	11	36	37	Spare
12	12	38	39	 Input/Output Level 1 (if implemented)
13	13	3 A	38	 Spare
14	14	3C	3D	Input/Output Level 2 (if implemented)
15	15	3E	 3F	Spare

Notes: Interrupt number 0 has the highest priority. Priority decreases with increasing interrupt number.




FIGURE 2 Interrupt system flowchart

are given in the input/output instruction repertoire.

- 4.6.1.3 Interrupt priority definitions. The priority definitions of the interrupts and their required relationship to the interrupt mosk and interrupt pointer addresses are illustrated in table VIII, Interrupt Definitions. The power down interrupt shall initiate the power down sequence and cannot be masked or disabled during normal operation of the computer. The executive call interrupt, used with the Branch to Executive instruction, BEX, (see page 62) also cannot be masked or disabled. The machine error interrupt cannot be disabled but can be masked during normal operation of the computer. All other interrupts can be disabled and masked. If a floating point overflow/underflow or fixed point overflow condition occurs, then the instruction generating that condition shall be interrupted at its completion if the interrupt is unmasked and enabled.
- 4.6.1.4 <u>Interrupt vectoring mechanism</u>. The vectoring mechanism shall be as illustrated on figure 3. For each interrupt there shall be two fixed memory locations in the "vector table": (1) the first memory location (Linkage Pointer) shall be defined as the address of where to store the current (old) state of the computer (i.e., "old interrupt mask". "old status word", and "old instruction counter"); and (2) the second memory location (Service Pointer) shall be defined as the address of the next (new) state of the computer (i.e., "new interrupt mask", "new status word", and "new instruction counter"). Returning from interrupts may be accomplished by executing the Load Status (LST/LSTI) instruction with the value/address of the Linkage Pointer for an address, field,




FIGURE 3. Interrupt vectoring system

4.7 <u>Input/output</u>. In conjunction with the spare command codes, the I/O interrupts, and the I/O interrupt code registers, the I/O instructions provide a framework within which the user can implement his system interfaces. The particulars of the system interfaces outside of this framework (such as dedicated memory locations, channel register definitions, command code assignments/definitions, multiple channel priorities, page register access, etc.) are not included in this standard.

- 4.7.1 <u>Input</u>. The input instructions transfer data from an external I/O device or an internal special register to a CPU general register. This command is used to read data from peripheral devices, timers, status word, fault register, discretes, interrupt mask, etc. A full description of the input instructions is given in the instruction repertoire.
- 4.7.2 Output. The output instructions transfer data from a CPU general register to an external I/O device or special register. This command is used to write data to peripheral devices, discretes, start and stop timers, enable and disable interrupts and DMA, set and clear interrupt requests, masks and pending interrupt bits, etc. A full description of the output instructions is given in the instruction repertoire.
- 4.7.3 <u>Input/output commands</u>. Input/output commands are classified as mandatory, optional, reserved, or spare. Mandatory 1/O commands must be implemented as defined. Optional 1/O commands must be implemented as defined, if implemented. Reserved 1/O commands must not be implemented. Spare 1/O commands may be implemented as required by the application. Attempted execution of an unimplemented optional or spare 1/O command or a reserved 1/O command shall cause the illegal 1/O command fault to be set in the fault register (FT₅) causing a machine error interrupt. Input/output command words shall be fully decoded. "TBDs" in input/output instruction descriptions refer to parameters to be determined by the application system requirements. Within these classifications, the use of the command is defined in the instruction description.
- 4.7.4 <u>Input/output command partitioning</u>. The I/O command space shall be divided into 128 channels. Up to 512 commands within each channel group (256 input and 256 output) may be used with each I/O interface. Table IX lists the 128 I/O channel groups. The attempted execution of an unimplemented I/O command shall cause bit 5 of the fault register to be set, generate a machine error interrupt, and abort to completion.
- 4.7.5 <u>Input/output interrupts (optional)</u>. Input/output level 1 and level 2 interrupts are available to the user. Either interrupt level or both may be implemented for an interface as defined by the particular application specification. The interrupts shall be used in conjunction with the input/output interrupt code registers to provide I/O channel to process communications. Two levels of interrupts allow easy differentiation of normal reporting from error reporting.
- 4.7.6 <u>Dedicated I/O memory locations</u>. If dedicated memory locations are used to communicate information to and/or from an I/O channel, these locations shall be consecutive memory locations starting at an implementation defined location. Locations 40_{16} through $4F_{16}$ are optional for I/O usage.

4.8 Instructions.

- 4.8.1 <u>Invalid instructions</u>. Attempted execution of an instruction whose first 16 bits are not defined by this standard shall cause the invalid instruction bit in the fault register (FT₉) to be set generating a machine error interrupt. All undefined bit patterns in the first 16 bits of an instruction are reserved.
- 4.8.2 <u>Mnemonic conventions</u>. Each instruction has an associated mnemonic convention. In general, the operation is one or two letters, e.g., L for load, A for add, ST for store.

Floating point operations have a prefix of F, e.g., FL for floating load, FA for floating add.

Double precision operations have a prefix of D, e.g., DL for double load, DA for double add.

Extended precision floating point operations have a prefix of EF, e.g., EFA for extended precision floating point add.

Register-to-register operations have a suffix of R, e.g., ΔR for single precision add register-to-register, FAR for floating add register-to-register.

Indirect memory reference is indicated by a suffix 1, e.g., L1 for load indirect.

Immediate addressing, using the address field as an operand, is indicated by a suffix of IM, e.g., AIM for single

TABLE IX. Input/output channel groups

	-	
<u>Output</u>	Input	<u>Usage</u>
00XX	/ XX08	PIO
03XX	83XX /	
04XX	84XX \	Spare
1FXX	9FXX /	Spare
20XX	AOXX	Processor & Auxiliary Register Control
21XX	A1XX \	Reserved
2FXX	AFXX /	reserved
30XX	BOXX \	Sanaa
3FXX	BFXX /	Spare
40XX	COXX	Processor & Auxiliary Register Control
41XX	C1XX \	Danagasad
4FXX	CFXX /	Reserved
50XX	DOXX	Memory Protect RAM
51XX	D1XX \	Mamanu Addana Fukanaina
52XX	D2XX /	Memory Address Extension (page register commands)
53XX	D3XX \	S
7FXX	FFXX /	Spare

precision add immediate.

Use of indexing is specified in assembly language by the occurrence of the operational field after the address field,

- e.g., FA A2,ALPHA,A5: floating add to register A2 from memory location ALPHA indexed by register A5.
- 4.8.3 Instruction matrix. Table X contains the order type matrix which relates each instruction operation code to an assigned symbol. The numbers shown across the top of the matrix are hexadecimal numbers which represent the higher order four bits of the operation code, and the hexadecimal numbers along the left side represent the lower order four bits of the operation code. Table XI contains the order types and assigned mnemonics for the extended Operation Code instructions.
- 4.8.4 <u>Instruction set notation</u>. The text and register transfer descriptions are intended to complement each other. Ambiguities or omissions in one are resolved by the other. The following definitions and special symbols are associated with the instruction descriptions.

MIL-STD-1750A (USAF)

2 July 1980

CPU Registers

R0, R1, ..., R15 The 16, 16-bit general registers

IC Instruction Counter

SW Status Word

CS Condition Status. A 4 bit quantity that is set according to the result of instruction executions.

IP Linkage Pointer

SP Stack Pointer; R15 for the Push and Pop Multiple instructions

SVP Service Pointer

MK Interrupt Mask Register

PI Pending Interrupt Register

RA, RB An unspecified general register

Addressing Modes

R Register Direct

D. DX Memory Direct, Memory Direct-Indexed

I, IX Memory Indirect, Memory Indirect with Pre-Indexing

IM, IMX Immediate Long, Immediate Long with Indexing

ISP, ISN Immediate Short with Positive Operand, Immediate Short with Negative Operand

ICR IC-Relative

B, BX Base Relative, Base Relative with Indexing

S Special

Data Quantities

MSH, LSH Most Significant Half, Least Significant Half

MSB, LSB Most Significant Bit, Least Significant Bit

S.P. D.P., Ft. P., E.F.P.

Abbreviation for "Single Precision," "Double Precision," "Floating Point," and "Extended

Floating Point" operations, respectively.

MO Floating Point Derived Operand mantissa (fractional part): $DO_{0.23}$ (Ft.P), $DO_{0.23}$ $DO_{32.47}$

(E.F.P.)

4 O Floating point 8 bit 2's complement Derived Operand characteristic (exponent)* DO₂₄₋₃₁ MA

Florting point register accumulator mantissa (fractional part). $(RA,RA+1)_{0.23}$ (Ft. P.), $(RA,RA+1)_{0.23}$ (RA + 210.47 (L.1-P.)

1 Hoating point 8 bit 2's complement register accumulator characteristic (exponent): (RA RA + 1)24 W

RQ, MP, MQ An entity used for register level transfer description clarification. These registers are not part of the general register file.

Miscellaneous

(X) Contents of Register X

(X, X + 1) Contents of concatenated Registers X and X + 1

[X] Contents of memory address X

 $\{X, X + 1\}$ Contents of sequential memory locations X and X + 1

OVM Mantissa (fractional part) overflow

Exit Indicates termination of present register transfer operation (except the setting of the CS bits)

DA Derived Address

DO Derived Operand

N. M. n An integer number

DSPI. Displacement

X_n If X is a CPU register or a data quantity (see above), then n specifies a bit position in X. If X is not a CPU register or a data quantity, then the number X is to the base n. If X is a number and

n=16, then X is a 2's complement hexadecimal number.

 X^1 If X is a CPU register or a memory address, then i specifies the state of X. This notation is used in

the register transfer descriptions to refer to the contents of a CPU register or a memory address at different times (states) of the execution of the instruction. If X is not a CPU register or a memory

address, then the number X is raised to the ith power.

Symbols

C-- Unilateral transfer designator

<--> Bilateral transfer designator

Comparison Designator

x Indicates a "don't care" bit when used in a binary number

> Greater than

Less than

= Equals

≥ Greater than or equal

≤ Less than or equal

t Logical AND

v Logical OR

⊕ Exclusive OR

Logical'NOT

Absolute value

TABLE X. Operation code matrix

15 677 A. 6 677 A. 6 677 A. 6 67 A. 6	S S	e ¥	E E	101 111 111 111 111 111 111 111 111 111	2 2	746	9 <u>ē</u>		CRIENTIONS	118	SHIFT	300	1040	STORE	A DO	Sug	MULT	011106	LOGICAL	COMPARE
PR13 AM BR12 FR13 SM1 JC L STC AM ST DVR ODR PR13 AM BR13 BR13 BR13 BR14 SR1 JC L STC AR ST DVR ODR PR13 AM BR14 AM BR14 BR14 BR14 BR15 SR1 SR1 JC L ST AR ST MA DVR <	•		<u>.</u>	_		~		-	-	-	•	_	•	•	<	_	J		_	-
RF13 AB RF13 AB RF13 SR SR SR LISP STC AR SR DR AL DR STC AR STC AR STC AR STC AR STC AR DR AR DR AR DR AR	-	8912	*	8412	3	2148		21.48	8RX BR12*	88	ផ	Š	_	57	-	~	ž	à	5	u
RP12 SIG BR14 AND BR14 BRX BR14* SB1 SIG SOJ LISP SIG NITH DISP NITH ALD SIGN NITH DISP NITH ALD SIGN NITH DISP NITH ALD SIGN NITH ALD SIGN NITH DISP NITH ALD SIGN NITH A		-	ę	6913	3	6113	989	E1 #8	BRX 6813*	28.8	š	Ş	5	STC	*	5	NS I	DVR	9	5
FP12 SIR PRIS FR PRIS LLSM MOV INCM DECK MISH OTER ALAS FP12 SIR PRIS SER PRIS AMOR BRIS BRR BRIS FR PRIS LLSM MOV INCM MISH ODER ARAS FP13 SER BRIS SER BRIS AMOR BRIS FR PRIS LL M ST PRIS MIG M	-		8	7.	£		98	1	6RX 5R14*	1 50	SRA	z _	128	STCI	AISP	STSP	M SP	es 10	A.D	es Si
RP12 SIGN RP13 RP13 <th< td=""><td></td><td>5.15</td><td>F.</td><td>9815</td><td>3</td><td>6113</td><td>980</td><td>6815</td><td>BRK 8815*</td><td>2</td><td>Sic</td><td>Š</td><td>NS) 1</td><td>ò</td><td>MCM1</td><td>N DECK</td><td>MT SW</td><td>0154</td><td>Ande</td><td>*S 10</td></th<>		5.15	F.	9815	3	6113	980	6 815	BRK 8815*	2	Sic	Š	NS) 1	ò	MCM1	N DECK	MT SW	0154	Ande	*S 10
RR13 SSB BR13 SSB BR13 SSB BR13 ANDB BR13 RR14 DAGS DAGS DAGS DAG DA	_	21.4	ž.	5144	1 88	4912	ANDA			ē		ē	=	S	ARS	E E	=	e	a v	ž
BR15 SKB BR16 SKB BR17 OK OST OA OS OS OA OS		B#13	Sib	E ME	83	FR13	ANDR			=	DSIT.	730	=		DAGS	DAKE	£	ð	#0x#	
BR12 SSB BR13 SSB BR13 SSB BR14 SSB BR17 FAR FSB FSB FBB FSB FBB FSB FBB FB		7	SIR	• -	FS.	***	BCMY			=	05.RL	=	ŏ	sa	5	S	ž	8		×
BR12 PFB BR12 FFB FFB </td <td></td> <td>818</td> <td>SFB</td> <td></td> <td>ŝ</td> <td>BR15</td> <td>ANDB</td> <td></td> <td></td> <td>60</td> <td>DSRA</td> <td>200</td> <td>a a</td> <td>Nas</td> <td>DAR</td> <td>850</td> <td>10 A</td> <td>ğ</td> <td>2</td> <td>Š</td>		818	SFB		ŝ	BR15	ANDB			60	DSRA	200	a a	Nas	DAR	850	10 A	ğ	2	Š
6813 FG 6813 VIO*# TSB 657 LM STM FAR FSR FFR FFR </td <td></td> <td>8517</td> <td>2</td> <td>8917</td> <td>1</td> <td>8412</td> <td>8</td> <td>BR12</td> <td>*.01x</td> <td>•</td> <td>ספונ</td> <td>1</td> <td>2</td> <td>0511</td> <td>4</td> <td>5</td> <td>Ξ</td> <td>5</td> <td>ž</td> <td>ນ</td>		8517	2	8917	1	8412	8	BR12	*.01x	•	ספונ	1	2	0511	4	5	Ξ	5	ž	ນ
CRIS PE BRIS FG BRI		61.5		6713	3	58:3	5	BR 13	7.01A	158		158	3	SIM	ž	ž.	Ĭ	وَّ	2	į.
CRIS PE 8813 FR 8R15 CB 8R15 RVBN SCR LUG STUD EFAN FEST FREG LUG STUD EFAN FEST FREG LUG STUD EFAN FEST FREG LUG STUD EFAN FEST FREG LUG STUD EFAN FEST FREG LUG STUD EFAN FEST FREG LUG STUD STUD STUD STUD STUD STUD STUD STUD	- :	7 (8 9	•	1100	Ĭ	BR14	5		IMMI.	SVBR	ž	289	£	FF 51	¥	15	Ē	3	1111	25.5
6812 CR 6813 FOB 8812 FCB 8812	' '	\$143	8	82.15	1	BR15	5	BR 15			SAR	100	5	STC	EFAR	FFS	£	5	51.1	£ 55
6813 7.8 8813 F78 8813 F78 8813 F78 8813 F78 8813 CSFP 151# [108] 5U81 EF14 CSFP 151# [108] 5U81 EF14 CSFP 151# [108] 5U81 EF14 CSFP 151# [108] 5U81 EF15 F78 EF15 F7		2:2	2	6212	£0.4	B#12	5	21.80		2	8)C#	LS118	=	57.6	FABS	FNEG			8 X	
EF:4 CR 6R14 FCB 6R14 FCB 6R14 TYBR DSAR* SJS LLOT SL61		6813	5	8413	č.	8813	5	BR 13			DSLP	1514	19 53	SUBI					ά *	
B4:5 08 GA15 FOB BA15 FCB BA15 05CR UAS POPM PSMA		£4:1	5	6R 14	2	8 14 4	80	41.8		1/84	DSAR	srs	3	S(81						
		5:	80	6815	90	8815	£	BR15	-		DSCR	Ces	Hd0d	PSHM			-	_		NO9 - 89 7
				2	24		### A FEMALE CRASS	### A ### A	### 1 COPARE COPA	### PATE PAT	### 1 PACE PACE PACE PACE	COPPART COPP			No. Concasted No. No.		Compare Comp	No. No.		

These order types represent instructions which have "extended" operation codes and are fully described in the instruction specifications and in lable 4-5.
Privileged instructions

古本に変換し.

TABLE XI. Extended operation codes

						800		. '				_					
•	:	1				-				•			-				-
ž,	WSH (Formet)		-	~	-	•	•	-	- 1				•	,			
9	623	Š	Dr. 8 x	S18x		Ž		ě		FABI	FABR FSBR FMBR FDBR	Ĕ	F 08 x	ē	10	ANDX	ORS X
=	8.8.8 8.8.13	5	200	STBX	E SO				8	* *	L Page L P	¥	ě	ě	80	FCB# AMD#	0 88 X
5	- 2 E	3	100	S 28 X	S16% 051%		Sesx	ě	280	5 8.8 3	FREA FORM FREA FORM	1881	F 083	ž.	1083 1	FCBX) NGN ONBX	OND A
7		5	01.83	S TBX	0S1x	Ž	\$88x	ž	3	FA3X	FA3x FS6x FMUX F08x C6x FC8x	¥ D ¥	F 0.8 X	š	180	AND'N ORBY	ORB X
5			N.	Ē	AIM NIM MASIM DIM DAVIM MADIM LORM CIM MIN	MS IN	1	170	MSIN DIN DVIN FAUN ORIN KORN CIN		NO.	5	=				
) #\$#.	*NSH (Mast Significant Half)	gatfte	AL Half	:		~									: :		· · · · · · · · · · · · · · · · · · ·
	Relath	e Inde	atd for	i	**Base Relative Indexed format Opcode BR Op. Ex.	E	8		-								
					-	_	.		•	:		•					
1	about a to the contract	9		١.	O Par	Oncode	4		-	-		Operand	_	-			

5 DETAILED REQUIREMENTS

5.1 Execute input/output.

ADDR MODE	MNEMONIC LORMAT/OPCODE													
•••				8		4		4				16		
IM IMX	01X	RA,CMD RA,CMD,RX	!	48	1	RA	1	R	X	 -	<u> </u>	CMD	1	
DESCRIPTION:	RA. In addresse Note that	out/output instruction transfers the Derived Operand, DO, specified. The immediate operand fies at if indexing is specified, then ag the contents of the register R	ifies t eld in the i	he ope ay be v nput/o	ratio riew outp	on to 'ed a ut op	bo s ar ber	e p n c ati	erfi per on	ori rat or	med tion c devi	or the device to code extension f ice address is for	be feld. aned by	
	The mandatory and optional input/output immediate command fields are tisted below.													
Mandatory XIO C	<u>`ommano</u>	d Fields and Mnemonics												
0YXX PO	_	nmed Output: This command oc from 0 through 3.	outp	uts 16 t	oits	of da	ata	fr	om	R	A to	a programmed l	I/O port.	
2000 SMK	Set Interrupt Mask: This command outputs the 16-bit contents of the register RA to the interrupt mask register. A "1" in the corresponding bit position allows the interrupt to occur and a "0" prevents the interrupt from occurring except for those interrupts that are defined such that they cannot be masked.													
2001 CLIR		iterrupt Request: All interrupt ros) and the contents of the fac								ng	inter	rrupt register is o	cleared	
2002 ENBL		Interrupts: This command ena on takes place after execution o						h	are	n	ot ma	asked out. The o	enable	
2003 DSB1.		Interrupts: This command dis mot be disabled) at the beginn											uch that	
2004 RPI	RA as a	ending Interrupt: The individual right justified four bit code. (6 $^{\circ}$ 15). If interrupt 1_{16} is to be classical results of the classical results and 1_{16} is to be classical results.	0 ₁₆ re	presen	ts ir	nterr	upt	n	um	be	r 0, I	F ₁₆ represents in	terrupt	
2005 SPI	interrup bit set ir	ding Interrupt Register: This of of register. If there is a one in the hoth the PI and the MK), and ecution of the next instruction.	he co i the	rrespoi interru	ndir pts	ig bi are c	t po ena	osi ble	tioi ed.	ı (of the en ar	e interrupt mask n interrupt shall	(same occur	
200E WSW	Write St	tatus Word: This command tra	ansfe	rs the c	ont	ents	of l	R/	\ to	u	ne sta	atus word.		
8YXX PI	Program	nmed Input: This command in	puts	16 bits	of o	data	inte	o I	RA	fr	om ti	he programmed	1/0	

port.	Y ma	/ be	from 0	through	3.
-------	------	------	--------	---------	----

A000 RMK	Read Interrupt Mask:	The current interrupt mask is transfered into register RA. The interrupt
	mask is not altered.	

A004 RPIR Read Pending Interrupt Register: This command transfers the contents of the pending interrupt register into RA. The pending interrupt register is not altered.

A00E RSW Read Status Word: This command transfers the 16-bit status word into register RA. The status word remains unchanged.

A001F RCFR Read and Clear Fault Register: This command inputs the 16-bit fault register to register R \. The contents of the fault register are reset to zero. Bit 1 in the pending interrupt register is reset to zero.

Optional XIO Command Fields and Mnemonics

2008 OD	Output Discretes: This command outputs the 16-bit contents of the register RA to the discrete
	output buffer. A "1" indicates an "on" condition and a "0" indicates an "off" condition.

200A RNS Reset Normal Power Up Discrete: This command resets the normal power up discrete bit,

Console Output: The 16-bit contents (2 bytes) of register RA are output to the console. The eight most significant bits (byte) are sent first. If no console is present, then this command is treated as a NOP (see page 137).

4001 CLC Clear Console: This command clears the console interface.

4003 MPEN Memory Protect Enable: This command allows the memory protect RAM to control memory protection.

4004 ESUR Enable Start Up ROM: This command enables the start up ROM (i.e., the ROM overlays main memory).

4005 DSUR Disable Start Up ROM: This command disables the start up ROM.

4006 DMAE Direct Memory Access Enable: This command enables direct memory access (DMA).

4007 DMAD Direct Memory Access Disable: This command disables DMA.

4008 TAS Timer Λ, Start: This command starts timer Λ from its current state. The timer is incremented every 10 microseconds.

4009 TAH Timer A, Halt: This command halts timer a cat a sent state.

400A OTA Output Timer A: The contents of register AA are loaded (i.e., jam transfered) into timer A and the timer automatically starts operation by incrementing from the loaded timer in steps of ten microseconds. Bit fifteen is the least significant bit and shall represent ten microseconds.

400B GO Trigger Go Indicator: This command restarts a counter which is connected to a discrete output. The period of time from restart to time-out shall be determined by the system requirements. When the Go timer is started, the discrete output shall go high and remain high for

TBD milliseconds, at which time the output shall go low unless another GO is executed. The Go discrete output signal may be used as a software fault indicator.

- 400C TBS Timer B, Start: This command starts timer B from its current state. The timer is incremented every 100 microseconds.
- 400D TBH Timer B, Halt: This command halts timer B at its current state.
- Output Timer B: The contents of register RA are loaded (i.e., jam transfered) into timer B and the timer automatically starts operation by incrementing from the loaded timer in steps of one hundred microseconds. Bit fifteen is the least significant bit and shall represent one hundred microseconds.
- Load Memory Protect RAM (5000 + RAM address): This command outputs the 16-bit contents of register RA to the memory protect RAM. A "1" in a bit provides write protection and a "0" in a bit permits writing to the corresponding 1024 word memory block. The RAM word MSB (bit 0) represents the lowest number block and the RAM word LSB (bit 15) represents the highest block (i.e., bit 0 represents locations 0 through 1023 and bit 15 represents locations 15360 through 16383 for word zero). Each word represents consecutive 16K blocks of memory. The RAM words of 0 through 63 apply to processor write protect and words 64 through 127 apply to DMA write protect.
- 51XY WIPR Write Instruction Page Register: This command transfers the contents of register RA to page register Y of the instruction set group X.
- 52XY WOPR Write Operand Page Register: This command transfers the contents of register RA to page register Y of the operand set of group X.
- A001 RIC1 Read Input/Output Interrupt Code, Level 1: This command inputs the contents of the level 1 IOIC register into register RA. The channel number is right justified.
- A002 RIC2 Read Input/Output Interrupt Code, Level 2: This command inputs the contents of the level 2 IOIC register into register RA. The channel number is right justified.
- A008 RDOR Read Discrete Output Register: This command inputs the 16-bit discrete output buffer into register RA.
- A009 RDI Read Discrete Input: This command inputs the 16-bit discrete input word into register RA. A "1" indicates an "on" condition and a "0" indicates an "off" condition.
- A00B TPIO Test Programmed Output: This command inputs the 16-bit contents of the programmed output buffer into register RA. This command may be used to test the PIO channel by means of a wrap around test.
- A00D RMFS Read Memory Fault Status: This command transfers the 16-bit contents of the memory fault status register to RA. The fields within the memory fault status register shall delineate memory related fault types and shall provide the page register designators associated with the designated fault.
- C000 C1 Console Input: This command inputs the 16-bits (2 bytes) from the console into register RA.

 The eight most significant bits of RA shall represent the first byte.

C001 RCS Read Console Status: This command inputs the console interface status into register RA. The

status is right justified.

C00A ITA Input Timer A: This command inputs the 16-bit contents of timer A into register RA. Bit fifteen

is the least significant bit and represents a time increment of ten microseconds.

COOE ITB Input Timer B: This command inputs the 16-bit contents of timer B into register RA. Bit fifteen

is the least significant bit and represents a time increment of one hundred microseconds.

D0XX RMP Read Memory Protect RAM (D000 + RAM address): This command inputs the appropriate

memory protect word into register RA. A "1" in a bit provides write protection and a "0" in a bit permits writing to the corresponding 1024 word memory block. The RAM word MSB (bit 0) represents the lowest number block and the RAM word LSB (bit 15) represents the highest block (i.e., bit 0 represents locations 0 through 1023 and bit 15 represents locations 15360 through 16383 for word zero). Each word represents consecutive 16K blocks of memory. The RAM words of 0 through 63 apply to processor write protect and words 64 through 127 apply to DMA write

protect.

D1XY RIPR Read Instruction Page Register: This command transfers the 16-bit contents of the page register

Y of the instruction set of group X to register RA.

D2XY ROPR Read Operand Page Register: This command transfer the 16-bit contents of page register Y of

the operand set of group X to register RA.

**** **** User defined XIO functions (see table IX).

REGISTER TRANSFER DESCRIPTION: Varies depending on the command field.

REGISTERS AFFECTED: Varies depending on the command field.

5.2 Vectored input/output.

ADDR MODE	MNEMO	ONIC	FORMAT/OPCODE											
		0.0 4000		8		4	4		16					
D	VIO	RA, ADDR												
DX	V10	RA, ADDR, RX	1	49	1	RA	RX [Į	ADDR	1				
				. ~										

<u>DESCRIPTION</u>: The vectored input/output instruction performs the I/O operation as specified by the input/output vector table starting at the derived address, DA, as shown below:

		-		
DA	•	ļ		
	Vector Select	,		
DA+2	•		data word in the ve	
		1		

The input/output operation or device address is specified by the sum of the CMD and the product of the bit number of the bit set in the vector select times the contents of RA. This device address is then interpreted as specified by the XIO instruction (see paragraph 5.1) with the exception that I/O data is transfered to or from DA + 2 + i rather than RA (where i starts at zero and is incremented after each transfer). This is a privileged instruction.

REGISTER TRANSFER DESCRIPTION:

Step 1. n <-- 0 and i <-- 0;

Step 2. if $[DA+1]_n=1$, then I/O command = $[DA] + \{n \times (RA)\}$;

Step 3. if $[DA+1]_{n}=1$, then I/O data = [DA+2+i];

Step 4. if $[DA+1]_n=1$, then i <-- i+1;

Step 5. $n \leftarrow n + 1$, exit, if n = 16;

Step 6. go to step 2;

REGISTERS AFFECTED: None

5.3 Set bit.

ADOR MODE	MNEMO	ONIC	FORMAT/OPCODE									
				8		4		4				
R	SBR	N,RB	1	51		N 	1	RB				
D	SB	N ADDR		8		4		4			, 16	
DX	·	1	50	1	N 	1	RX	1	<u> </u>	ADDR		
				8		4		4			16	
I IX	SB I	N, ADDR N, ADDR, RX	<u> </u>	52		N 	1	RX	 	1	ADDR	1

<u>DESCRIPTION</u>: Bit number N of the Derived Operand, DO, is set to one. The MSB is designated bit number zero and the LSB is designated bit number fifteen.

REGISTER TRANSFER DESCRIPTION:

DO_N <-- 1;

REGISTERS AFFECTED: RB

5.4 Reset bit.

ADDR MODE	MNEMO	<u>ONIC</u>	IC FORMAT/OPCODE								
				8		4		4			
R	R RBR N,RB	1									
	20	N 4000		8		4		4		16	
DX	D RB N,ADDR DX RB N,ADDR,RX	<u> </u>	53	<u> </u>	N	1	RX	1 1	ADDR	 	
				8		4		4		16	-
I IX	RB I RB I	N,ADDR N,ADDR,RX	1	55		N	1	RX	1 1	ADDR	

<u>DESCRIPTION</u>: Bit number N of the Derived Operand, DO, is set to zero. The MSB is designated bit number zero and the LSB is designated bit number fifteen.

REGISTER TRANSFER DESCRIPTION:

DO_N <-- 0;

REGISTERS AFFECTED: RB

5.5 Test bit.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE								
				8		4		4			
R	TBR	N,RB]	57	 	N 	1	RB	- -		
0	T 0	N ADDO		8		4		4		16	
DX D	TB TB	N,ADDR N,ADDR,RX	1	56	 	N 	1	RX		ADDR	
				8		4		4		16	
I IX	181 181	N,ADDR N,ADDR,RX	1	58	}	N	1	RX	1 1	ADDR	1

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the Derived Operand, DO, is tested. Then the Condition Status,

CS, is set to indicate non-zero if bit number N of the DO contains a one. Otherwise CS is set to indicate zero. The MSB of the DO is designated bit number zero and the LSB of the DO is

designated bit number fifteen.

REGISTER TRANSFER DESCRIPTION:

- (CS) <-- 0010 if DO_N = 0 and 0 \leq N \leq 15;
- (CS) <-- 0001 if $DO_N = 1$ and N = 0; (CS) <-- 0100 if $DO_N = 1$ and $1 \le N \le 15$;

REGISTERS AFFECTED: CS

5.6 Lest and set bit.

ADDR MODE	MNEM	ONIC	I ORMAT/OPCODE										
_				8		4	4			16			
D	TSB	N,ADDR											
DX	TSB	N,ADDR,RX	1	59	1	N	R		i	ADDR			

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the Derived Operand, DO, is tested and set to one. The CS is set according to the test.

Note: External memory accesses shall be inhibited until this instruction is complete.

REGISTER TRANSFER DESCRIPTION:

(CS) <-- 0010 and (DON) <-- 1 of DON = 0 and 0 \leq N \leq 15; (ES) <-- 0001 if (DON) = 1 and N = 0; (CS) <-- 0100 if (DON) = 1 and 1 \leq N \leq 15;

REGISTERS AFFECTED: CS

5.7 Set variable bit in register.

MNEMONIC ADDR MODE

FORMAT/OPCODE

5A | RA | RB |

SVBR RA, RB

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of the register RB is set to one where the least significant four bits of the contents of register RA is N. Bits $(RA)_{0-11}$ have no effect on the operation. If RA = RB, then the count is determined first and then the appropriate bit is changed.

REGISTER TRANSFER DESCRIPTION:

 $(RB)_N \leftarrow 1$ where $N = (RA)_{12-15}$;

REGISTERS AFFECTED: RB

38

SVBR

5.8 Reset variable bit in register.

ADDR MODE MNEMONIC

FORMAT/OPCODE

8 4 4 6C | RA | RB |

RVBR RA,RB

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of register RB is set to zero where the least significant four bits of the contents of register RA is N. Bits $(RA)_{0-11}$ have no effect on the operation. If RA = RB, then the count is determined first and then the appropriate bit is changed.

REGISTER TRANSFER DESCRIPTION:

 $(RB)_N \leftarrow 0$ where $N = (RA)_{12-15}$;

REGISTERS AFFECTED: RB

er supplies ...

5.9 Test variable bit in register.

ADDR MODE MNEMONIC FORMAT/OPCODE

R TVBR RA, RB 5E | RA | RB |

<u>DESCRIPTION</u>: Bit number N ($0 \le N \le 15$) of register RB is tested where the least significant four bits of the contents of register RA is N. The Condition Status, CS, is then set to indicate non-zero if bit number N of register RB is a one. Otherwise, CS is set to indicate zero.

REGISTER TRANSFER DESCRIPTION:

 $N = (RA)_{12-15}$

(CS) <-- 0010 if $(RB_N) = 0$ and $0 \le N \le 15$; (CS) <-- 0001 if $(RB_N) = 1$ and N = 0; (CS) <-- 0100 if $(RB_N) = 1$ and $1 \le N \le 15$;

REGISTERS AFFECTED: CS

5.10 Shift left logical.

DESCRIPTION: The contents of the Derived Address, DA (i.e., the contents of register RB) are shifted left logically N positions. The shifted result is stored in RB. The logical shift left operation is as follows: zeros enter the least significant bit position (bit 15) and bits shifted out of the sign bit position (bit 0) are lost. The condition status, CS, is set based on the result in register RB.

<u>Note</u>: N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB Before Shift | sabc| defg| hijk| lmnp|

RB After Shift (N=4) | defg| hijk| lmnp| 0000|

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted left logically by N positions;

(CS) <-- 0010 if (RB) = 0; (CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

5.11 Shift right logical.

DESCRIPTION: The contents of the Derived A (dress, DA (i.e., the contents of register RB), are shifted right logically N positions. The shifted result is stored in RB. The logical shift right operation is as follows: zeros enter the sign bit position (bit 0) and bits shifted out of the least significant bit position (bit 15) are lost. The condition status, CS, is set based on the result in register RB.

<u>Note</u>: N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

RB After Shift (N=4)

RB After Shift (N=4)

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted right logically by N positions;

(CS) <-- 0010 if (RB) = 0; (CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

5.12 Shift right arithmetic.

Note:

ADDR MODE MNEMONIC FORMAT/OPCODE

8 4 4

R SRA RB,N | 62 | N-1 | RB | 1 ≤ N ≤ 16

<u>DESCRIPTION</u>: The contents of the Derived Address, DA (i.e., the coverents of register RB), are shifted right arithmetically N positions. The shifted result is store and RB. The arithmetic right shift operation is as follows: the sign bit, which is not changed, is copied into the next position for each position shifted and bits shifted out of the least significant bit position (bit 15) are lost. The condition

status, CS, is set based on the result in register RB.

N-1 = 15 represents a shift of sixteen positions.

N-1 = 0 represents a shift of one position.

EXAMPLE: RB Before Shift | sabc| defg| hijk| lmnp|

RB After Shift (N=4) | ssss| sabc| defg| hijk|

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted right arithmetically by N positions;

 $(CS) \leftarrow 0010 \text{ if } (RB) = 0;$

(CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

5.13 Shift left cyclic.

DESCRIPTION: The contents of the Derived Address, DA (i.e., the contents of register RB), are shifted left cyclically N positions. The shifted result is stored in RB. The cyclic left shift operation is as follows: bits shifted out of the sign bit position (bit 0) enter the least significant bit position (bit 15) and, consequently, no bits are lost. The conditions status, CS, is set based on the result in RB.

<u>Note</u>: N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

O 15

EXAMPLE: RB Before Shift | sabc| defg| hijk| lmnp|

RB After Shift (N=4) | defg| hijk| lmnp| sabc|

REGISTER TRANSFER DESCRIPTION:

(RB) <-- (RB) Shifted left cyclically by N positions;

(CS) <-- 0010 if (RB) = 0; (CS) <-- 0001 if (RB) < 0; (CS) <-- 0100 if (RB) > 0;

REGISTERS AFFECTED: RB, CS

5.14 Double shift left logical.

ADDR MODE MNEMONIC FORMAT/OPCODE

8 4 4

R DSLL RB,N | 65 | N-1 | RB | 1 ≤ N ≤ 16

DESCRIPTION: The concatenated contents of the Derived Address, DA, and DA+1 (i.e., the concatenated contents of RB and RB+1), are shifted left logically N positions. The shifted results are stored in RB and RB+1. The double left shift logical operation is as follows: zeros enter the least significant bit position of RB+1, bits shifted out of the sign bit position of RB+1 enter the least significant bit of RB and bits shifted out of the sign bit position of RB are lost. The condition

status, CS, is set based on the result in registers RB and RB+1.

Note: N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

RB, RB+1 After Shift (N=4)

0 RB 16 0 RB+1 15 | defg| hijk| lmnp|s₂qrs| | tuvw| xyzz| zzzz| 0000|

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted left logically by N positions;

 $(CS) \leftarrow 0010$ if (RB, RB+1) = 0;

(CS) <-- 0001 if (RB, RB+1) < 0;

 $(CS) \leftarrow 0100 \text{ if } (RB, RB+1) > 0;$

REGISTERS AFFECTED: RB, RB+1, CS

5.15 Double shift right logical.

ADDR MODE MNEMONIC FORMAT/OPCODE

R DSRL RB, N 66 $|N-1|RB|1 \le N \le 16$

DESCRIPTION: The concatenated contents of the Derived Address, DA, and DA+1 (i.e., the concatenated contents of RB and RB+1), are shifted right logically N positions. The shifted results are stored in RB and RB+1. The double logical right shift operation is as follows: zeros enter the sign bit position of RB, bits shifted out of the least significant bit position of RB enter the sign bit position of RB+1 and bits shifted out of the least significant bit position of RB+1 are lost. The condition status, CS, is set based on the result in register RB and RB+1.

Note:

N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0	RB	15	0	RB+1	15
s ₁ abc	defg hijk	1mnp	ls ₂ qr	s tuvw xyz	z zzzz

RB, RB+1 After Shift (N=4)

0	RB	15	0	RB+1	15
	O s ₁ abc defg				tuvwi xyzzi

REGISTER IRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted right logically by N positions;

- (CS) <-- 0010 if (RB,RB+1) = 0;
- (CS) <-- 0001 (RB,RB+1) < 0;if
- (CS) <-- 0100 if (RB,RB+1) > 0;

REGISTERS AFFECTED: RB, RB+1, CS

5.16 Double shift right arithmetic	5.16	Double shift	right ar	Thinetic
------------------------------------	------	--------------	----------	----------

FORMAT/OPCODE ADDR MODE MNEMONIC R DSRA RB, N 67 $|N-1| RB | 1 \le N \le 16$

DESCRIPTION: The concatenated contents of the Derived Address, DA, and DA+1 (i.e., the concatenated contents of RB and RB+1), are shifted right arithmetically N positions. The shifted results are stored in RB and RB+1. The double right shift arithmetic operation is as follows: the sign bit of RB, which is not changed, is copied into the next position for each position shifted, bits shifted out of the least significant position of RB enter the sign bit position of RB+1, and bits shifted out of the least significant bit position of RB+1 are lost. The condition status, CS, is set based on the result in register RB and RB+1.

Note:

N-1 = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0	RB	15	0	RB+1	15
-	c defg hijk		_	s tuvw xyz	

RB, RB+1 After Shift (N=4)

0	RB	~~	0	RB+1	15
s ₁ s ₁ s ₁ s ₁	s ₁ abc	defg hijk	1mnp	s ₂ qrs	tuvw xyzz

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted right arithmetically by N positions;

- (CS) <-- 0010 if (RB,RB+1) = 0;(CS) <-- 0001 if (RB,RB+1) < 0;
- (CS) <-- 0100 if (RB,RB+1) > 0;

REGISTERS AFFECTED: RB, RB+1, CS

5.17 Double shift left cyclic.

ADDR MODE	MNEMONIC	FORM	/OPCODE								
		8	3	4	4						
R	DSLC RB,N	6	88	N - 1	RE	 }	1	<u><</u>	N	<u> </u>	16

DESCRIPTION: The concatenated contents of the Derived Address, DA, and DA+1 (i.e., the concatenated contents of RB and RB+ 1), are shifted left cyclically N positions. The shifted results are stored in RB and RB+1. The double left shift cyclic operation is as follows: but shifted out of the sign bit position of RB enter the least significant bit position of RB+1, bits shifted out of the sign bit position of RB+1 enter the least significant bit position of RB, and, consequently, no bits are lost. The condition status, CS, is set based on the result in RB and RB+1.

Note:

N(1) = 0 represents a shift of one position.

N-1 = 15 represents a shift of sixteen positions.

EXAMPLE: RB, RB+1 Before Shift

0 0 RB 15 RB+1 15 |stabc| defg| hijk| lmnp| |s₂qrs| tuvw| xyzz| zzzz|

RB, RB+1 After Shift (N=4)


0	RB	15	0	RB+1	15
defg	hijk lmnp	s ₂ qrs	tuvw	xyzz zzzz	s ₁ abc

REGISTER TRANSFER DESCRIPTION:

(RB,RB+1) <-- (RB,RB+1) Shifted left cyclically by N positions;

```
(CS) \leftarrow -0010 if (RB, RB+1) = 0;
(CS) <-- 0001
                 if (RB,RB+1) < 0;
(CS) \leftarrow 0100 \text{ if } (RB,RB+1) > 0;
```

REGISTERS AFFECTED: RB, RB+1, CS



5.18 Shift logical count in register.

ADDR MODE	MNEMO	<u>n1C</u>	F	FORMAT/OPCODE								
				8		4		4				
R	SLR	RA, RB	1	6 A		RA	. <u></u>	RB	1	(RB)	۷	16

<u>DESCRIPTION</u>: The contents of register RA are shifted logically N positions, where N is the contents of register RB. If N is positive $((RB_0)=0)$, then the shift direction is left; if N is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note: N = 0 represents a shift of zero positions.

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated

as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event the contents are shifted N positions.

(See "Description" of the logical shift instructions, SLL and SRL (see pages 41 and 42), for the definition of shift operations.)

REGISTER TRANSFER DESCRIPTION:

 $PI_A \leftarrow 1$, exit, if |N| > 16;

(RA) <-- (RA) Shifted left logically by (RB) positions,

if $0 < (RB) \le 16$;

(RA) <-- (RA) Shifted right logically by -(RB) positions,

if $0 > (RB) \ge -16$;

- $(CS) \leftarrow -0010 \text{ if } (RA) = 0;$
- (CS) <-- 0001 if (RA) < 0;
- $(CS) \leftarrow 0100 \text{ if } (RA) > 0;$

REGISTERS AFFECTED: RA, RB, CS, PI

5.19 Shift arithmetic, count in register.

ADDR MODE MNEMONIC FORMAT/OPCODE

R SAR RA, RB RA RB |(RB)| <u>≤</u> 16

DESCRIPTION: The contents of register RA are shifted arithmetically N positions, where N is the contents of register RB. If N is positive $((RB_0) = 0)$, then the shift direction is left; if N is negative (2's complement notation, $(RB_0) = 1$), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note:

N = 0 represents a shift of zero positions.

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

(See "Description" of the arithmetic shift instruction SRA (see page 43) for definition of the right shift operation. Left shift causes "zeros" to be shifted into low order position of result.)

Fixed point overflow occurs if the sign bit changes during a left shift.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow 1$, exit, if |N| > 16;

(RA) <-- (RA) Shifted left arithmetically (RB) positions,

if $16 \ge (RB) > 0$;

(RA) <-- (RA) Shifted right arithmetically -(RB) positions,

if $0 > (RB) \ge -16$;

 $PI_4 \leftarrow -1$, if (RA_0) changes during the shift;

- (CS) <-- 0010 if (RA) = 0;
- if (CS) <-- 0001 (RA) < 0;
- (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, RB, CS, PI

5.20 Shift cyclic, count in register.

ADDR MODE MNEMONIC **FORMAT/OPCODE**

R SCR 6C | RA | RB | $|(RB)| \le 16$

DESCRIPTION: The contents of register RA are shifted cyclically N positions, where N is the contents of register RB. If N is positive $((RB_0) = 0)$, then the shift direction is left; if N is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA.

Note:

N = 0 represents a shift of zero positions.

RA, RB

If |N| > 16, the fixed point overflow occurs, no shifting takes place, and this instruction is treated as a NOP (see page 137).

(See "Description" of the cyclic shift instruction, SLC (see page 44), for definition of shift operations.)

The contents of RB remain unchanged, unless RA = RB in this event, the contents are shifted N positions.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow 1$, exit, if |N| > 16;

(RA) <-- (RA) Shifted left cyclically by (RB) positions.

if $0 < (RB) \le 16$:

(RA) <-- (RA) Shifted right cyclically by -(RB) positions.

if $0 > (RB) \ge -16$;

- $(CS) \leftarrow -0010$ if (RA) = 0;
- (CS) <-- 0001 if (RA) < 0;
- (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, RB, CS, PI

5.21 Double shift logical, count in register.

ADDR MODE

MNEMONIC

FORMAT/OPCODE

R

DSLR RA, RB

 $| RA | RB | | (RB) | \leq 32$ 6D

DESCRIPTION: The concatenated contents of registers RA and RA + 1 are shifted logically N positions where register RB contains the count, N. If the count is positive $((RB_0)=0)$, then the shift direction is left. If the count is negative (2's complement notation, $(RB_0) = 1$), then the shift direction is right. The condition status, CS, is set based on the result in RA and RA ± 1 .

Note:

N = 0 represents a shift of zero positions.

If |N| > 32, the fixed point overflow occurs, no shifting occurs, and this instruction is treated as a NOP (see page 137).

(See "Description" of the double shift logical instructions, DSRL and DSLL (see pages 46 and 45), for definition of shift operations.)

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

REGISTER TRANSFER DESCRIPTION:

 $PI_A \leftarrow 1$, exit, if |N| > 32;

(RA,RA+1) <-- (RA,RA+1) Shifted left logically by (RB) positions

if $32 \ge (RB) > 0$;

(RA,RA+1) <-- (RA,RA+1) Shifted right logically by -(RB) positions

if $0 > (RB) \ge -32$;

 $(CS) \leftarrow 0010 \text{ if } (RA, RA+1) = 0;$

(CS) <-- 0001 if (RA,RA+1) < 0;

(CS) \leftarrow 0100 if (RA, RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, RB, CS, PI

5.22 Double shift arithmetic, count in register.

ADDR MODE

MNEMONIC

EQRMAT/OPCODE

R

DSAR RA, RB

6E $| RA | RB | | (RB) | \leq 32$

DESCRIPTION: The concatenated contents of register RA and RA + 1 are shifted arithmetically N positions where register RB contains the count, N. If the count is positive $((RB_0) = 0)$, then the shift direction is left. If the count is negative (2's complement notation, $(RB_0)=1$), then the shift direction is right. The condition status, CS, is set based on the result in RA and RA +1.

Note:

N = 0 represents a shift of zero positions.

If |N| > 32, the fixed point overflow occurs, no shifting occurs, and this instruction is treated as a NOP (see page 137).

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N positions.

(See "Description" of the double shift arithmetic instruction, DSRA (see page 47), for the definition of the right shift operation. Left shift causes "zeros" to be shifted into low order position of result.)

Fixed point overflow occurs if the sign bit is changed during a left shift.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow 1$, exit, if [N] > 32;

(RA,RA+1) <-- (RA,RA+1) Shifted left arithmetically (RB) positions,

if $32 \ge (RB) > 0$;

(RA.RA+1) <-- (RA.RA+1) Shifted right arithmetically -(RB) positions.

if $0 > (RB) \ge -32$;

 $PI_4 \leftarrow -1$, if (RA_0) changes during the shift;

(CS) \leftarrow 0010 if (RA,RA+1) = 0;

(CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, RB, CS, PI

-

5.23 Double shift cyclic, count in register.

ADDR MODE MNEMONIC

R

FORMAT/OPCODE

DSCR RA,RB | 6F | RA

| 6F | RA | RB | |(RB)| ≤ 32

<u>DESCRIPTION</u>: The concatenated contents of registers RA and RA + 1 are shifted cyclically N positions, where

register RB contains the count, N. If the count is positive ((RB₀) = 0), the shift direction is left. If the count is negative (2's complement notation, (RB₀) = 1), the shift direction is right. The

condition status, CS, is set based on the result in RA and RA + 1.

Note: N = 0 represents a shift of zero positions.

If |N| > 32, the fixed point overflow occurs, no shifting occurs, and this instruction is treated as a

NOP (see page 137).

(See "Description" of the double shift cyclic instruction, DSLC (see page 48), for the definition of

shift operations.)

The contents of RB remain unchanged, unless RA = RB; in this event, the contents are shifted N

positions.

REGISTER TRANSFER DESCRIPTION:

 $PI_A \leftarrow 1$, exit, if |N| > 32;

(RA,RA+1) <-- (RA,RA+1) Shifted left cyclically by (RB) positions

if $32 \ge (RB) > 0$;

(RA,RA+1) <-- (RA,RA+1) Shifted right cyclically by -(RB) positions

if $0 > (RB) \ge -32$;

 $(CS) \leftarrow 0010 \text{ if } (RA,RA+1) = 0;$

(CS) <-- 0001 if (RA, RA+1) < 0;

(CS) $\langle --0100 \text{ if } (RA,RA+1) \rangle 0;$

REGISTERS AFFECTED: RA, RA+1, RB, CS, PI

DSCR

5.24 Jump on condition.

ADDR MODE	MNEMONIC		EG	ORMAT.	/0٢	COD	E				
_		0.455		8		4		4		16	
Đ	JC	C,LABEL									
DX	JC	C,LABEL,RX	1	70 	I	С 		RX j	<u> </u>	LABEL	
I	JC I	C, ADDR		8		4		4		16	
-		•				_					
IX	JC I	C,ADDR,RX	1	71	 	С 	 	RX	<u> </u>	ADDR	

<u>DESCRIPTION</u>: This is a conditional jump instruction wherein the instruction sequence jumps to the Derived Address, DA, if a logical one results from the following operation:

- (1) The 4-bit C field is bit-by-bit ANDed with the 4-bit condition status, CS
- (2) The resulting 4-bits are ORed together
- (3) or if C = 7 or C = F:

Otherwise, the next sequential instruction is executed.

Condition Code

<u>C</u> 2	<u>C</u> 16	Jump Condition	Mne	moni	<u>.</u>
0000	0	NOP	-	-	-
0001	1	less than (zero)	LT	LZ	M
0010	2	equal to (zero)	EQ	ΕZ	-
0011	3	less than or equal to (zero)	LE	LEZ	NP
0100	4	greater than (zero)	GT	GZ	P
0101	5	not equal to (zero)	NE	NZ	-
0110	6	greater than or equal to (zero)	GE	GEZ	NM
0111	7	unconditional	-	-	-
1000	8	carry	CY	-	-
1001	9	carry or LT	-	-	-
1010	Α	carry or EQ	-	-	-
1011	8	carry or LE	-	-	-
1100	С	carry or GT	-	-	-
1101	D	carry or NE	-	-	-
1110	E	carry or GE	-	-	-
1111	F	unconditional	-	-	-

REGISTER TRANSFER DESCRIPTION:

(IC) <-- DA if C = 7, or

if C = F, or

if $(C_0 + CS_0) \times (C_1 + CS_1) \times (C_2 + CS_2) \times (C_3 + CS_3) = 1$;

REGISTERS AFFECTED: IC (if jump is executed)

JC,JCI

5.25 Jump to subrouting.

ADDR MODE	MNI M	QN1C	10	RMAI	OPCO	DE		
_				8	4		4	16
D	JS	RA,LABEL						
DX	JS	RA,LABEL,RX	i	72	R	A Į	RX [LABEL

<u>DESCRIPTION</u>: The value of the instruction counter (the address of the next sequential instruction) is stored into register RA. Then, the IC is set to the derived address, DA, thus effecting the jump. This sets up the return from subroutine to the address stored in the register RA, i.e., an indexed unconditional jump from location zero using RA as the index register shall transfer control to the instruction following the JS instruction.

Note:

If RA = RX, then the derived address, DA, is calculated before the IC is stored in RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (IC);

(IC) <-- DA;

REGISTERS AFFECTED: RA. IC

5.26 Subtract one and jump.

ADDR MODE MNEMONIC		ONIC	FORMAT/OPCODE							
				8		4	4	16		
D	SOJ	RA,LABEL								
DX	SOJ	RA,LABEL,RX	1	73	İ	RA	RX	LABEL		

<u>DESCRIPTION</u>: The 16 bit contents of register RA are decremented by one. Then if the content of register RA is zero, the next sequential instruction is executed. If the content of register RA is non-zero, then a jump to the Derived Address, DA, occurs.

Note: If RA = RX, then the derived address, DA, is calculated before RA is decremented.

REGISTER TRANSFER DESCRIPTION:

$$(RA) \leftarrow (RA) - 1;$$

(IC) <-- DA if (RA)
$$\neq$$
 0;

(CS) <-- 0010 if (RA)
$$\approx$$
 0;

(CS)
$$\leftarrow$$
 0001 if (RA) $<$ 0;

(CS)
$$\leftarrow$$
 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, IC (if the jump is executed)

5.27 Branch unconditionally.

ADDR MODE MNUMONIC

FORMAT/OPCODE

ICR BR LABEL

74 | D | −128 ≤ D ≤ 127

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA.

REGISTER TRANSFER DESCRIPTION:

(IC) <-- DA ;

REGISTERS AFFECTED: IC

BR

5.28 Branch if equal to (zero).

ADDR MODE MNEMONIC

FORMAT/OPCODE

8 8

ICR BEZ LABEL

| 75 | D | -128 ≤ D ≤ 127

<u>DESCRIPTION</u>: A program branch is made to I ABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC) <-- DA if (CS) = X010;

5.29 Branch it less than (zero).

ADDR MODE MNEMONIC

LORMAT/OPCODE

8 8

ICR BLT LABEL

| 76 | D | -128 <u>\leq D \leq 127</u>

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is less than (zero). Otherwise, the next sequential instruction is executed.

REGISTER IRANSFER DESCRIPTION:

(IC) <-- DA if (CS) = X001;

5.30 Branch to executive.

ADDR MODE MNEMONIC FORMAT/OPCODE

8 4 4

S BEX N | 77 |0000| N |

DESCRIPTION: This instruction provides a means to jump to a routine in another address state, AS. It is typically used to make controlled, protected calls to an executive. The 4-bit literal N selects one of 16 executive entry points to be used. Execution of this instruction causes an interrupt to occur using the EXEC call interrupt vector (interrupt 5). The new IC is loaded from the Nth location following the SW in the new processor state. The linkage pointer (LP), service pointer (SVP), and the new processor state (new MK, new SW, and new IC) are fetched from address state zero. The current processor state (old MK, old SW, and old IC) are stored in the address state specified by the new SW AS field. Interrupts are disabled when BEX is executed. The EXEC call interrupt cannot be masked or disabled. Arguments associated with the BEX instruction are passed by software convention. The processor lock and key function is ignored when this instruction is executed. An attempt to branch into an execute protected area of memory shall result in FT₀ being set to 1.

REGISTER TRANSFER DESCRIPTION:

MARIE HERE

5.31 Branch if less than or equal to (zero).

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is less than or equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC) \leftarrow DA if (CS) = X010 or (CS) = X001;

REGISTERS AFFECTED: IC (if the jump is executed)

year and a

5.32 Branch if greater than (zero).

ADDR MODE MNEMONIC

ICR

[ORMAT/OPCODE

8

DESCRIPTION: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the provious graph which set the CS is greater than (1970). Otherwise, the part

indicates that the previous result which set the CS is greater than (zero). Otherwise, the next

sequential instruction is executed.

LABEL

REGISTER TRANSFER DESCRIPTION:

BGT

(1C) <-- DA if (CS) = X100;

5.33 Branch if not equal to (zero).

ADDR MODE MNEMONIC

FORMAT/OPCODE

8 8

ICR

BNZ LABEL

7A | D | -128 <u>≤</u> D <u>≤</u> 127

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is not equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC) \leftarrow DA if (CS) = X100 or (CS) = X001;

5.34 Branch if greater than or equal to (zero).

ADDR MODE	MNEMO	NIC	<u>F</u>	ORMAT.	OPCC	<u>DDE</u>	
				8		8	
ICR	BGE	LABEL	1	7B		D	-128 ≤ D ≤ 127

<u>DESCRIPTION</u>: A program branch is made to LABEL, i.e., the Derived Address, DA, if the condition status, CS, indicates that the previous result which set the CS is greater than or equal to (zero). Otherwise, the next sequential instruction is executed.

REGISTER TRANSFER DESCRIPTION:

(IC)
$$\leftarrow$$
 DA if (CS) = X100 or (CS) = X010;

5.35 Load status.

AUDR MODE	MNEMO	NIC	£	OPCODE	PCODE									
_				8	4	4	16							
D	LST	ADDR												
DX	LST	ADDR, RX	<u> </u>	7D 	100001	RX	j ADDR							
				8	4	4	16							
I	LSTI	ADDR												
IX	LSTI	ADDR, RX	1	7C	100001	•	ADDR	l .						

<u>DESCRIPTION</u>: The contents of the Derived Address, DA, and DA+1, and DA+2 are loaded into the Interrupt Mask register, Status Word register and Instruction Counter, respectively. This is a privileged

instruction.

Note: This instruction is an unconditional jump and is typically used to exit from an interrupt routine.

DA, DA + 1, and DA + 2, in this typical case, contain the Interrupt Mask, Status Word, and Instruction Counter values for the interrupted program and the execution of LST causes the

program to return to its status prior to being interrupted.

REGISTER TRANSFER DESCRIPTION:

(MK, SW, IC) <-- [DA, DA+1, DA+2];

REGISTERS AFFECTED: MK, SW, IC

5.36 Stack IC and jump to subroutine.

ADDR MODE	MNEM	ONIC	<u> [</u> [)RMAT	/OPC	<u>3DC</u>		
				8	4	4	4	16
D	SJS	RA,LABEL	~			-		
DX	SJS	RA,LABEL,RX	1	7 E	- 1	RA	RX	LABEL

DESCRIPTION: The contents of register RA are decremented by one. The address of the instruction following the SJS instruction is stored into the memory location pointed to by RA. Program control is then transferred to the instruction at the Derived Address, DA. RA is the stack pointer and can be selected by the programmer as any one of the 16 general registers.

Note: If RA = RX, then the derived address, DA, is calculated before RA is decremented.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: IC. RA

5 37 Unstack IC and return from subroutine.

ADDR MODE

MNEMONIC

FORMAT/OPCODE

8 4 4

| RA | 0 |

S URS

DESCRIPTION: The contents of the memory location pointed to by register RA is loaded into the instruction

counter, IC. RA is then incremented by one. Any one of the 16 general registers may be designated as the stack pointer. This instruction is the subroutine return for SJS, Stack and Jump

to Subroutine.

RA

REGISTER TRANSFER DESCRIPTION:

(IC) <-- [(RA)];

 $(RA) \leftarrow (RA) + 1;$

REGISTERS AFFECTED: RA, IC

5.38 Single precision load.

ADDR MODE	MNEMO	<u>NIC</u>		FOF	RMATA	<u> </u>	CODI	E					
					8		4		4				
R	LR	RA, RB	1		81		RA		RB	1			
			_	4	2		2		8		_	12 <u><</u> BR <u><</u>	16
В	LB	BR, DSPL	1	0	[0	BI	₹'	D:	SPL]	BR' = BR RA = R2	
			_	4	2	; :	2	4		4		12 <u>≤</u> BR <u>≤</u>	15
вх	LBX	BR,RX	1	4	10	8	R'	0	1	RX	<u> </u>	BR' = BR RA = R2	
			_		8		4		4	_			
ISP	LISP	RA,N	1		82	!	RA	Į N	- 1 	1	1	≤ N ≤ 16	
					8		4		4				
ISN	LISN	RA,N	1		83		RA	N	-1	1	1	≤ N ≤ 16	
D		RA, ADDR			8		4	4	4			16	
D DX	L	RA, ADDR, RX	1		80	1	RA	1	RX		 	ADDR	
	^				8		4		4			16	
IM IMX	LIM LIM	RA,DATA RA,DATA,RX	1		85		RA	1	RX	1	i 	DATA	
_					8		4		4			16	
IX	LI	RA,ADDR RA,ADDR,RX			84	1	RA		RX		 	ADDR	

<u>DESCRIPTION</u>: The single precision Derived Operand, DO, is loaded into the register RA. The Condition Status, CS, is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- DO;

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

5.39 Double precision load.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE
R	DLR	RA,RB	8 4 4 87 RA RB
В	ULB	BR,OSPL	4 2 2 8 12 ≤ BR ≤ 15 0 1 BR' DSPL BR' = BR 12 RA ■ RO
вх	DLBX	BR,RX	4 2 2 4 4
D X	DL DL	RA,ADDR RA,ADDR,RX	8 4 4 16 86 RA RX ADDR
			8 4 4 16
I IX	DL I BL I	RA,ADDR RA,ADDR,RX	88 RA RX ADDR

<u>DFSCRIPTION</u>: The double precision Derived Operand, DO, is loaded into the register RA and RA + 1 such that the MSH of DO is in RA. The Condition Status, CS, is set based on the result in RA and RA + 1.

REGISTER IRANSFER DESCRIPTION:

(RA,RA+1) <-- DO;

TARREST TO SECTION OF THE PROPERTY OF THE PROP

- (CS) <-- 0010 if (RA,RA+1) = 0 (Double fixed point zero); (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS

5.40 1 and multiple registers.

ADDR MODE	MNLM	ONIC	FC	<u> I AMSI</u>	/0P	COD	E						
0	LM	N.ADDR		8		4		4				16	
ΟX	LM	N,AGDR,RX	ı	89	1	N	1	R	x	1	1	ADDR	1
			·		-							N < 15	

<u>DESCRIPTION</u>. The contents of the Derived Address, DA, are loaded into register R0, then the contents of the DA +1 are loaded into register R1, ..., finally, the contents of DA + N are loaded into RN. Effectively this instruction allows the transfer of (N + 1) words from memory to the register file.

REGISTER TRANSFER DESCRIPTION:

- (RO) <-- [DA] ;
- $(R1) \leftarrow [DA+1];$
- (R2) <-- [DA+2];

(RN) <-- [DA+N];

REGISTERS AFFECTED: RO through RN

5.41 Extended precision floating point load.

ADDR MODE	DDR MODE MNEMONIC				FORMAT/OPCODE									
				8	4	4		16						
Ð	EFL	RA, ADDR												
DX	EFL	RA, ADDR, RX	1	8A	RA	RX		ADDR	J					

<u>DESCRIPTION</u>: The extended precision floating point Derived Operand, DO, is loaded into registers RA, RA + 1, and RA + 2 such that the most significant 16-bits of the word are loaded into register RA. The condition status, CS, is set based on the results in registers RA, RA + 1, and RA + 2.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1, RA+2) <-- DO;

(CS) \leftarrow 0010 if (RA, RA+1, RA+2) = 0;

 $(CS) \leftarrow 0001$ if (RA, RA+1, RA+2) < 0;

(CS) \leftarrow 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS

5.42 Load from upper byte.

ADDR MODE	MNEMO	NIC	<u>£0</u>)RMAT.	/ <u>0P</u> (CODE					
		04 4000		8		4	4	16			
D	LUB	RA,ADDR									
DX	LUB	RA,ADDR,RX	!	8B		RA	RX	ADDR	<u> </u>		
				8		4	4	16			
I	LUBI	RA, ADDR	1	8D	· 	RA J	RX	j ADDR	. 		
IX	LUBI	RA, ADDR, RX									

DESCRIPTION: The MSH (upper byte) of the Derived Operand, DO, is loaded into the LSH (lower byte) of register RA. The MSH (upper byte) of RA is unaffected. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

(RA)₈₋₁₅ <-- DO₀₋₇;

 $(CS) \leftarrow -0010$ if (RA) = 0:

 $(CS) \leftarrow 0001$ if (RA) < 0;

(CS) \leftarrow 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

5.43 Load from lower byte.

MNEMO	NIC	MAT/OPCODE										
	D4 4000		8		4	4		16				
FFR	KA, AUUK								·			
LLB	RA, ADDR, RX	 	8C		RA	RX	1	ADDR	·			
			8		4	4		16				
LLBI	RA,ADDR											
LLBI	RA,ADDR,RX	1	8E		RA	RX	1	ADDR	1			
	LLB LLB	LLB RA,ADDR,RX	LLB RA,ADDR LLB RA,ADDR,RX LLBI RA,ADDR	LLB RA,ADDR	8	8 4 LLB RA,ADDR	8 4 4 LLB RA,ADDR	8 4 4 LLB RA,ADDR	8 4 4 16 LLB RA,ADDR			

DESCRIPTION: The LSH (lower byte) of the Derived Operand, DO, is loaded into the LSH (lower byte) of register RA. The MSH (upper byte) of RA is unaffected. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

 $(RA)_{8-15} \leftarrow DO_{8-15}$;

$$(CS) \leftarrow -0010$$
 if $(RA) = 0$

(CS)
$$\leftarrow$$
 - 0001 if (RA) $<$ 0

REGISTERS AFFECTED: RA, CS

5.44 Pop multiple registers off the stack.

ADDR MODE

general control

MNEMONIC

1 ORMATZOPCODE

S POPM RA,RB

| 8F | RA | RB |

<u>DESCRIPTION</u>: For RA ≤ RB, registers RA through RB are loaded sequentially from a stack in memory using R15 as the stack pointer.

For RA > RB, registers RA through R14 and then R0 through RB are loaded sequentially from the stack.

In both cases,

- a. as each word is popped from the stack, R15 is incremented by one:
- b. if R15 is included in the transfer, then it is effectively ignored;
- c. on completion, R15 points to the top word of the stack remaining.

REGISTER TRANSFER DESCRIPTION:

```
if RA ≤ RB then .
         for i = 0 thru RB - RA do
                  if RA + i \neq 15 then (RA + i) <-- [(R15)];
                  (R15) \leftarrow (R15) + 1;
e156
         begin
         for i = 0 thru 15 - RA do
                  begin
                  if RA + i \neq 15 then (RA + i) <-- [(R15)];
                  (R15) \leftarrow (R15) + 1;
                  end;
         for i = 0 thru RB do
                  begin
                  (i) \leftarrow-- [(R15)];
                  (R15) \leftarrow (R15) + 1;
                  end;
         end;
```

REGISTERS AFFECTED: RA through R14, R0 through RB, R15

5.45 Single precision store.

ADDR MODE	MNEMONIC FORMAT/OPCODE											
				4	2	;	2		8			
В	STB	BR,DSPL	1	0	2	B	R'		DSPL	 -	12 <u>< BR </u>	
			_	4	2		2	4	4		12 <u><</u> BR <u>≤</u>	15
вх	STBX	BR,RX	<u> </u>	4	10	[B	R'	2	į R	(BR' = BR RA = R2	
		DA 4000			8		4		4		16	
D DX	ST ST	RA,ADDR RA,ADDR,RX	1		90	!	RA]	RX		ADDR	
					8		4		4		16	
I	STI	RA, ADDR	1		94	1	RA		RX	1	ADDR	
IX	STI	RA,ADDR,RX										

<u>DFSCRIPTION</u>: The contents of the register RA are stored into the Derived Address, DA.

REGISTER TRANSFER DESCRIPTION:

[DA] <-- (RA);

REGISTERS AFFECTED: None

5.46 Store a non-negative constant.

ADDR MODE	MNEMO	NIC	<u> </u>									
D	STC	N,ADDR		8		4		4			16	
DX	STC	N,ADDR,RX	1	91	 l	N	1	RX		1	ADDR	
	5.0	n, noon, na	<u></u> .									
				8		4		4			16	
1	STCI	N, ADDR	1	92	1	N	1	RX	1	1	ADDR	
IX	STCI	N, ADDR, RX	<u>.</u>							<u></u>		

<u>DESCRIPTION</u>: The constant N, where N is an integer $(0 \le N \le 15)$ is stored at the Derived Address, DA. For the special case of storing zero into memory the mnemonics

STZ ADDR,RX for direct addressing and STZI ADDR,RX for indirect addressing

may be used. In this special case, the N field equals 0.

REGISTER TRANSFER DESCRIPTION:

[DA] <-- N, where $0 \le N \le 15$;

REGISTERS AFFECTED: None

7447.000 ··

5.47 Move multiple words, memory-to-memory.

ADUR MODE	MNEMONIC	FORMAT/OPCODE	
		8 4	4
S	MOV RA,RB	93 RA	RB

DESCRIPTION: This instruction allows the memory-to-memory transfer of N words where N is an integer between zero and 2^{16} - 1 and is represented by the contents of RA + 1. The contents of RB are the address of the first word to be transferred and the contents of RA are the address of where the first word is to be transferred. After each word transfer, RA and RB are incremented, and RA+1 is decremented.

Note:

Any pending interrupts are honored after each single word transfer is completed. The IC points to the current instruction location until the last transfer is completed.

RA has a final value of the last stored address plus one; RA+1 has a final value of zero.

RB has a final value equal to the address of the last word transfered plus one.

REGISTER TRANSFER DESCRIPTION:

Step 1: $[(RA)] \leftarrow [(RB)]$ if (RA+1) > 0; Go to Step 4 otherwise;

Step 2: (RA) <-- (RA)+1, (RB) <-- (RB)+1, (RA+1) <-- (RA+1)-1;

Step 3: REPEAT STEPS 1 and 2;

Step 4: Set IC to next instruction address;

REGISTERS AFFECTED: RA, RA+1, RB

5.48 Double precision store.

ADDR MODE	MNEMO	NIC	FORMAT/OPCODE										
				4	2	;	2		8			12 / 80 / 1	e
В	DSTB	BR, DSPL		0	3	ΙB	R'		DSP	L 	 	12 <u><</u> BR <u><</u> 1 BR' = BR - RA = RO	
				4	2	;	2	4		4		12 / 00 /	1 5
вх	DSTX	BR, RX	! 	4	10	B	R'	3		R	x	12 <u>≤</u> BR <u>≤</u> BR' = BR - RA = RO	
					8		4		4			16	
D	DST	RA, ADDR										**************************************	
DX	DST	RA,ADDR,RX	<u>-</u> -		96		RA 					ADDR	
					8		4		4			16	
I	DSTI	RA, ADDR	1		98	1	RA	1	RX	1	1	ADDR	1
ĪX	DSTI	RA, ADDR, RX	<u>-</u> -										

<u>DESCRIPTION</u>: The contents of registers RA and RA + 1 are stored at the Derived Address, DA, and DA + 1, respectively

REGISTER TRANSFER DESCRIPTION:

[DA, DA+1] <-- (RA,RA+1);

REGISTERS AFFECTED: None

5.49 Store register through mask.

ADDR MODE	MNEM	ONIC	FORMAT/OPCODE									
				8		4	4			16		
D	SRM	RA, ADDR			- -						~ -	
DX	SRM	RA, ADDR, RX	1	97	i	RA	R	(ł	ADDR	1	

DESCRIPTION: The contents of register RA are stored into the Derived Address, DA, through the mask in register RA+1. For each position in the mask that is a one, the corresponding bit of register RA is stored into the corresponding bit of the DA. For each position in the mask that is a zero no change is made to the corresponding bit stored in the DA.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: None

5.50 Store multiple registers.

ADDR MODE	MNEM	DNIC	FORMA I / OPCODE									
0	STM.	N, ADDR		8		4		4		16		
_	5111	14,710011										
DX	STM	N,ADDR,RX	I	99	ı	N	ı	RX	1	ADDR	1	

<u>DESCRIPTION</u>: The contents of register R0 are stored into the Derived Address, DA; then the contents of R1 are stored into DA + 1;; finally, the contents of RN are stored into DA + N where N is an integer, $0 \le N \le 15$. Effectively, this instruction allows the transfer of (N+1) words from the register file to memory.

REGISTER TRANSFER DESCRIPTION:

```
[DA] <-- (R0);

[DA+1] <-- (R1);

[DA+2] <-- (R2);

...

...

[DA+N] <-- (RN) 0 \( \) N \( \) 15;

REGISTERS AFFECTED: None
```

5.51 Extended precision floating point store.

ADDR MODE	MNEMONIC	FORMAT/OPCODE									
		8	4	4	16						
D	EFST RA,ADDR										
DX	EFST RA,ADDR,RX	9A	RA	RX	ADDR	1					

<u>DESCRIPTION</u>: The contents of registers RA, RA + 1, RA + 2 are stored at the Derived Address. DA DA + 1, and DA + 2.

REGISTER TRANSFER DESCRIPTION:

[DA, DA+1, DA+2] <-- (RA, RA+1, RA+2);

REGISTERS AFFECTED: None

5.52 Store into upper byte.

ADDR MODE	MNEMO	NIC	FORMAT/OPCODE							
	CTUD	04 4000		8		4	4		16	
D DX	STUB STUB	RA,ADDR RA,ADDR,RX	1	98	1	RA	RX	1 1	ADDR	}
									,	
				8		4	4		16 	
I	SUBI	RA, ADDR	1	9D	ı	RA	RX	l l	ADDR	ı
IX	SUBI	RA, ADDR, RX								

DESCRIPTION: The LSH (lower byte) of register RA is stored into the MSH (upper byte) of the Derived Address, DA. The LSH (lower byte) of the DA is unchanged.

REGISTER TRANSFER DESCRIPTION:

 $[DA]_{0-7} \leftarrow (RA)_{8-15};$

REGISTERS AFFECTED: None

--- 20 (int

5.53 Store into lower byte.

ADDR MODE	MNEMO	NIC	FORMAT/OPCODE									
	CTIB	DA 4000		8		4		4		16		
D	STLB	RA, ADDR								·		
DX	STLB	RA, ADDR, RX	1	9C		RA	 	RX	<u> </u>	ADDR	<u> </u>	
				8		4		4		16		
I	SLBI	RA, ADDR	1	9E	- 1	RA	ı	RX	ì	ADDR	1	
IX	SLBI	RA, ADDR, RX	· 		- - -					·	:	

DESCRIPTION: The LSH (lower byte) of register kA is stored into the LSH (lower byte) of the Derived Address, DA. The MSH (upper byte) of the DA is unchanged.

REGISTER TRANSFER DESCRIPTION:

 $[DA]_{8-15} \leftarrow (RA)_{8-15};$

REGISTERS AFFECTED: None

5.54 Push multiple registers onto the stack.

ADDR MODE MNEMONIC FORMAT/OPCODE S PSHM RA, RB | RA | RB | 9F

DESCRIPTION: For RA


RB, the contents of RB through RA are pushed onto a stack in memory using R15 as the stack pointer. As each register contents are pushed onto the memory stack, R15 is decremented by one word for each word pushed. On completion, R15 points to the last item on the stack, the contents of RA.

> For RA > RB, the contents of RB through RO, and then the contents of R15 through RA, are pushed onto the stack. On completion, R15 points to the last item on the stack, the contents of RA.

In both cases, successive increasing addresses on the stack correspond to successive increasing register addresses, with a point discontinuity between R15 and R0 in the latter case.

EXAMPLE:

PSHM R3,R5 results in



PSHM R14,R2 results in

•	_	
(R15)	>	(R14)
	ļ	(R15)
	ļ	(R0)
		(R1)
	ļ	(R2)

```
MIL-SID-1750A (USAF)
2 July 1980
REGISTER TRANSFER DESCRIPTION:
if RA \leq RB then
         for i = 0 thru RB - RA do
                  begin
                  (R15) <-- (R15) - 1;
                  [(R15)] \leftarrow (RB - i);
                  end;
else
         begin
         for i = 0 thru RB do
                  begin
                  (R15) <-- (R15) - 1;
[(R15)] <-- (RB - i);
                  end;
         for i = 0 thru 15 - RA do
                  begin
                  (R15) \leftarrow (R15) - 1;
                  [(R15)] \leftarrow (R15 \sim i);
                  end;
         end;
```

REGISTERS AFFECTED: R15

PSHM

5.55 Single procession integer add.

ADDR MODE	MNEMO	N1C	<u>1</u>	<u> O</u> j	₫ 1 ΑμΩ	OPC	:006	L L				
					8		4		4			
R	AR	RA . RB			A1	1	RA	1	RB	1		
				4	2	2	2		8			12 / 80 / 15
В	AB	BR,OSPL	!	1	10	[BF	₹'	[]	SPI		1	12 ≤ BR <u>←</u> 15 BR' = BR - 12 RA = R2
				4	2	ä	?	4		4		12 < BR < 15
вх	ABX	BR,RX	1	4	10	Bf	₹' 	4	!	RX	1	BR' = BR - 12 RA = R2
					8		4		4			
1SP	AISP	RA,N	<u> </u>		A2	1	RA	N	-1 	1		1 <u>≤</u> N <u>≤</u> 16
D	A	RA , ADDR		. <u>.</u> .	8	·	4		4			16
DX	Ā	RA, ADDR, RX	<u> </u>	- - -	A0	<u> </u>	RA	1	RX	1	!	ADDR
					8		4		4			16
IM	MIA	RA,DATA	1		4A	!	RA	1	1	1	1	DATA

DESCRIPTION: The Derived Operand (DO) is added to the contents of the RA register. The result (a 2's complement sum) is stored in register RA. The condition status (CS) is set based on the result in register RA and carry. A fixed point overflow occurs if both operands are of the same sign and the sum is of opposite sign.

```
MIL-SID-1750A (USAF)
2 July 1980
```

REGISTER TRANSFER DESCRIPTION:

$$(RA)^{2} \leftarrow (RA)^{1} + D0;$$

$$PI_4 \leftarrow -1$$
, if $(RA_0)^1 = DO_0$ and $(RA_0)^1 \neq (RA_0)^2$

- (CS) <-- 0010 if carry = 0 and (RA) = 0;
- (CS) \leftarrow 0001 if carry = 0 and (RA) < 0;
- (CS) \leftarrow 0100 if carry = 0 and (RA) > 0;
- (CS) <-- 1010 if carry = 1 and (RA) = 0; (CS) <-- 1001 if carry = 1 and (RA) < 0; (CS) <-- 1100 if carry = 1 and (RA) > 0;

5.56 Increment memory by a positive integer.

ADDR MODE	MNEMONIC	I ORMAT/OPCODE									
		8	4	4	16						
D	INCM N,ADDR										
DX	INCM N, ADDR, RX	A3	N-1	RX	ADDR						

<u>DESCRIPTION</u>: The contents of the memory location specified by the Derived Address, DA, is incremented by N, where N is an integer, $1 \le N \le 16$. This instruction adds a positive constant to memory. The condition status, CS, is set based on the results of the addition and carry. A fixed point overflow occurs if the operand in memory is positive and the result is negative. The memory location specified is updated to contain the result of the addition process even if a fixed point overflow occurs.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: CS. PI

```
 \begin{bmatrix} \mathsf{DA} \end{bmatrix}^2 < -- \begin{bmatrix} \mathsf{DA} \end{bmatrix}^1 + \mathsf{N}, \text{ where } 1 \leq \mathsf{N} \leq \mathsf{16};   \mathsf{PI}_4 < -- 1, \text{ if } [\mathsf{DA}]^2 < 0 < [\mathsf{DA}]^1;   (\mathsf{CS}) < -0.010 \text{ if } \mathsf{carry} = 0 \text{ and } [\mathsf{DA}] = 0;   (\mathsf{CS}) < -0.100 \text{ if } \mathsf{carry} = 0 \text{ and } [\mathsf{DA}] < 0;   (\mathsf{CS}) < -1.000 \text{ if } \mathsf{carry} = 0 \text{ and } [\mathsf{DA}] > 0;   (\mathsf{CS}) < -1.010 \text{ if } \mathsf{carry} = 1 \text{ and } [\mathsf{DA}] = 0;   (\mathsf{CS}) < -1.001 \text{ if } \mathsf{carry} = 1 \text{ and } [\mathsf{DA}] < 0;   (\mathsf{CS}) < -1.100 \text{ if } \mathsf{carry} = 1 \text{ and } [\mathsf{DA}] < 0;
```

5.57 Single precision absolute value of register.

ADDR MODE MNEMONIC

FORMAT/OPCODE

R ABS RA,RB

| A4 | RA | RB |

<u>DFSCRIPTION</u>: If the sign bit of the Derived Operand, DO (i.e., the sign bit of register RB), is a one, its negative

or 2's complement is stored into register RA. However, if the sign bit of DO is a zero, it is stored.

unchanged, into RA. The condition status, CS, is set based on the result in regider k

Note: RA may equal RB.

The absolute value of a number with a 1 in the sign bit and all other bits zero is the same word,

and causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$, exit, if $DO = 8000_{16}$:

(RA) <-- |DO|;

(CS) <-- 0001 if (RA) = 8000_{16} ;

 $(CS) \leftarrow -0010 \text{ if } (RA) = 0;$

 $(CS) \leftarrow 0100 \text{ if } (RA) > 0;$

5.58 Double precision absolute value of register.

ADDR MODE MNEMONIC FORMAT/OPCODE

A5 | RA | RB |

DABS

R

DESCRIPTION: If the sign bit of the double precision Derived Operand DO (i.e., the sign bit of register (RB, RB+1), is a one, its negative or 2's complement is stored into register RA and RA+1, such that register RA contains the MSH of the result. However, if the sign bit of DO is a zero, it is stored, unchanged, into RA and RA+1. The condition status, CS, is set based on the result in register RA and RA + 1.

Note:

RA may equal RB.

RA, RB

The absolute value of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$, exit, if DO = 8000 0000₁₆;

(RA,RA+1) <-- |DO|;

(CS) \leftarrow 0001 if (RA,RA+1) = 8000 0000₁₆;

 $(CS) \leftarrow 0010 \text{ if } (RA,RA+1) = 0;$

(CS) \leftarrow 0100 if (RA,RA+1) > 0;

5.59 Double precision integer add.

ADDR MODE	MNEM	ONIC	FC							
				8		4	4			
R DA	DAR	RA, RB	!	A7		RA į	RB			
	D.A.	DA 4000		8		4	4		16	
D DX	DA DA	RA,ADDR RA,ADDR,RX	1	A6	1	RA	RX	1	ADDR	1

DESCRIPTION: The double precision Derived Operand (DO) is added to the contents of registers RA and RA+1. The result (a 2's complement 32-bit sum) is stored in registers RA and RA+1. The MSH is in RA. The condition status (CS) is set based on the double precision results in RA and RA \pm 1, and carry. A fixed point overflow occurs if both operands are of the same sign and the sum is of opposite sign.

REGISTER TRANSFER DESCRIPTION:

 $(RA,RA+1)^2 < -- (RA,RA+1)^1 + DO;$ $PI_4 \leftarrow -1$, if $(RA_0)^1 = DO_0$ and $(RA_0)^1 \neq (RA_0)^2$ (CS) \leftarrow 0010 if carry 0 and (RA,RA+1) = 0; (CS) <-- 0001 if carry = 0 and (RA,RA+1) < 0; (CS) \leftarrow - 0100 if carry = 0 and (RA, RA+1) > 0; (CS) \leftarrow 1010 if carry = 1 and (RA,RA+1) = 0; (CS) \leftarrow 1001 if carry = 1 and (RA,RA+1) \leftarrow 0; (CS) \leftarrow - 1100 if carry = 1 and (RA, RA+1) > 0;

5.60 Fleating point add.

ODR MODE MNEMONIC		FC	RMAT.				
				8	4	4	
R	FAR	RA,RB	1	A9) RA	RB	
			4	2	2	8	10 / 00 / 45
В	FAB	BR, DSPL	1 2	0	BR'	DSPL	12 <u><</u> BR <u><</u> 15 BR' = BR - 12 RA = RO
			4	2	2	4 4	12 <u>⟨</u> BR <u>⟨</u> 15
вх	FABX	BR,RX	4	10	BR'	8 RX	BR' = BR - 12 RA = RO
				8	4	4	16
D	FA	RA, ADDR					
DX	FA	RA,ADDR,RX	i i	A8	RA	RX	ADDR

DESCRIPTION: The floating point Derived Operand, DO, is floating point added to the contents of registers RA and RA+1. The result is stored in registers RA and RA+1. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent incremented by one for each bit shifted until the exponents are equal. The mantissas are then added. If the sum overflows the 24-bit mantissa, then the sum is shifted right one position, the sign bit restored, and the exponent incremented by one. If the exponent exceeds 7F₁₆ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If in the normalization process the exponent is decremented below 8016, then underflow occurs and a zero is inserted for the

REGISTER TRANSFER DESCRIPTION:

n = EA - E0;

MO <-- MO Shifted Right Arithmetic n positions, if n > 0 and MA $\neq 0$:

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO $\neq 0$;

MA <-- MA + MO;

MA <-- MA Shifted Right Arithmetic 1 position, $MA_0 < -\overline{M}A_0$, EA <-- EA+1, if OVM = 1;

 $PI_3 \leftarrow 1$, EA \leftarrow 7F₁₆, MA \leftarrow 7FFF FF₁₆, exit, if EA \rightarrow 7F₁₆ and MA₀ = 0;

 $PI_3 \leftarrow 1$, EA \leftarrow 7 F_{16} , MA \leftarrow 8000 00 $_{16}$, exit, if EA > 7 F_{16} and MA $_0$ = 1;

EA, MA <-- normalized EA, MA;

 $PI_6 \leftarrow 1$, EA $\leftarrow 0$, MA $\leftarrow 0$, if EA $< 80_{16}$;

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

5.61 Extended precision floating point add.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE								
				8		4	4				
R	EFAR	RA,RB	1	AB	1	RA	(R	в 	<u> </u>		
D	EFA	RA , ADDR		8		4	4			16	
DX	EFA	RA, ADDR, RX	1	AA	1	RA	R	X	11	ADDR	1

DESCRIPTION: The extended precision floating point Derived Operand, DO, is extended floating point added to the contents of register RA, RA+1, and RA+2. The result is stored in register RA, RA+1, and RA + 2. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent is incremented by one for each bit shifted. When the exponents are equal, the mantissas are added. If the sum overflows the 39-bit mantissa, then the sum is shifted right one position, the sign bit restored, and the exponent is incremented by one. If the exponent exceeds 7F₁₆ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If in the normalization process the exponent is decremented below 80₁₆, then underflow occurs and a zero is inserted for the result.

REGISTER TRANSFER DESCRIPTION:

```
n = EA - DO;
```

MO <-- MO Shifted Right Arithmetic n positions, if n > 0 and MA ≠ 0;

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;

MA <-- MA + MO;

MA <-- MA Shifted Right Arithmetic 1 position, MA₀ <--MA₀, EA <-- EA+1,

PI₃ <-- 1, EA <-- $7F_{16}$, MA <-- 7FFF FF FFFF₁₆, exit, if EA > $7F_{16}$ and MA₀ = 0;

 $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- $8000\ 00\ 0000_{16}$, exit, if EA > $7F_{16}$ and MA₀ = 1;

EA, MA <-- normalized EA, MA;

 $PI_6 \leftarrow 1$, EA <-- 0, MA <-- 0, if EA < 80_{16} ;

 $(CS) \leftarrow 0010$ if (RA, RA+1, RA+2) = 0;

(CS) <-- 0001 if (RA, RA+1, RA+2) < 0;

(CS) \leftarrow 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

A1. 458.3

5.62 Floating point absolute value of register.

DESCRIPTION: If the sign bit of the mantissa of the Derived Operand, DO (i.e., the contents of registers RB and RB+1), is a one, its floating point negative is stored in registers RA and RA+1. The negative of DO is computed by taking the 2's complement of the mantissa and leaving the exponent unchanged. Exceptions to this are negative powers of two: -1.0×2^0 , -1.0×2^1 , The absolute value of these are: 0.5×2^1 , 0.5×2^2 ,; in other words, the DO mantissa is shifted logically right one position and the exponent incremented. A floating point overflow shall occur if DO is the smallest negative number, -1.0×2^{127} . If the sign bit of DO is a zero, it is stored unchanged into RA and RA+1. The condition status, CS, is set based on the result in register RA and RA+1.

Note: RA may equal RB.

DO is assumed to be a normalized number or floating point zero.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: RA, RA+1, CS, PI

EA <-- EA+1, MA <-- $4000\ 00_{16}$, if MO = $8000\ 00_{16}$; PI $_3$ <-- 1, EA <-- .7F $_{16}$, MA <-- 7FFF FF $_{16}$, exit, if EA > 7F $_{16}$; EA <-- EO. MA <-- -MO, if MO < 0, MO \neq 8000 00_{16} ; EA <-- EO, MA <-- MO, if MO > 0; (CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

5.63 Single precision integer subtract.

The state of the s

ADDR MODE	MNFMO	VIC	<u>f</u>	OF	RMAT/	OPC	2001	: -				
					8		4		4			
R	SR	RA, RB	1		B1	1	RA	1	RB	1		
				4	2	2	2	 .	8			12 <u>≤</u> BR <u>≤</u> 15
В	SBB	BR, DSPL	 	1	1	BF	₹'		SP	L 	1	BR' = BR - 12 RA = R2
				4	2	2	2	4		4		
вх	SBBX	BR, RX	 	4	10	BF	₹'	5	l	R)	(12 <u>SR</u> 15 BR' = BR - 12 RA = R2
					8		4		4			
ISP	SISP	RA,N	1		B2	1	RA	1	l-1	 		1 ≤ N ≤ 16
		D4 400D			8		4		4			16
D DX	S S	RA, ADDR RA, ADDR, RX			В0	1	RA	 	RX	 	<u> </u>	ADDR
					8		4		4			16
IM	SIM	RA, DATA			4A		RA		2	1		DATA

DESCRIPTION: The Derived Operand (DO) is subtracted from the contents of the RA register. The result, a 2's complement difference, is stored in RA. The condition status (CS) is set based on the result in register RA and carry. A fixed point overflow occurs if both operands are of opposite signs and the derived operand is the same as the sign of the difference.

```
MIL-STD-1750A (USAF)
2 July 1980
```

REGISTER TRANSFER DESCRIPTION:

5.64 Decrement memory by a positive integer.

ADDR MODE	MNEMONIC	FORMAT/OPCODE									
0	DECM N ADDD	8	4	4	16						
D	DECM N,ADDR										
DX	DECM N,ADDR,RX	B3	N - 1	RX	ADDR	1					

<u>DESCRIPTION</u>: The contents of the memory location specified by the Derived Address, DA, are decremented by N where N is an integer, $1 \le N \le 16$. This is the equivalent of a "subtract-from-memory instruction". The condition status, CS, is set based on the results of the subtraction and carry. A fixed point overflow occurs if the operand in memory is negative and the result is positive. The memory location specified is updated to contain the result of the subtraction process even if a fixed point overflow occurs.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: CS. PI

5.65 Single precision negate register.

ADDR MODE MNEMONIC

FORMAT/OPCODE

8 4 4

R

NEG

RA,RB

| 84 | RA | RB |

DESCRIPTION: The negative (i.e., the 2's complement) of the Derived Operand, DO (i.e., the contents of register

RB), is stered into register RA. The condition status, CS, is set based on the result in register RA.

Note:

The negative of zero is zero.

The negative of a number with a 1 in the sign bit and all other bits zero is the same word, and

causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$, exit, if $DO = 8000_{16}$;

(RA) <-- -DO;

(CS) \leftarrow -- 0010 if (RA) = 0;

(CS) <-- 0001 if (RA) < 0;

(CS) \leftarrow 0100 if (RA) > 0;

5.66 Double precision negate register.

ADDR MODE MNEMONIC FORMAT/OPCODE

85 RA RB

R DNEG RA, RB

DESCRIPTION: The negative (i.e., the 2's complement) of the Derived Operand, DO (i.e., the contents of register RB and RB+1), is stored into register RA and RA+1 such that register RA contains the MSH of the result. The condition status, CS, is set based on the result in register RA and RA + 1.

Note:

The negative of zero is zero.

The negative of a number with a 1 in the sign bit and all other bits zero is the same word, and causes fixed point overflow to occur.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow -1$, exit, if DO = 8000 0000₁₆;

(RA,RA+1) <-- -DO;

(CS) \leftarrow 0010 if (RA,RA+1) = 0;

(CS) \leftarrow 0001 if (RA,RA+1) < 0;

(CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS, PI

103

5.67 Double precision integer subtract.

ADDR MODE	MNEM	ONIC	FORMAT/OPCODE							
				8		1	4			
R	DSR	RA,RB	1	В7		RA	RB			
D	DS	RA, ADDR		8		;	4		16	
DX	DS	RA, ADDR, RX	1	В6		RA	RX	1	ADDR	1

DESCRIPTION: The double precision Derived Operand, DO, is subtracted from the contents of registers RA and RA+1. The results, a 2's complement 32-bit difference, is stored in registers RA and RA+1. The MSH is RA. The condition status (CS) is set based on the double precision results in RA and RA+1, and carry. A fixed point overflow occurs if both operands are of epposite sign and the derived operand is the same as the sign of the difference.

REGISTER TRANSFER DESCRIPTION:

```
 (RA,RA+1)^2 < -- (RA,RA+1)^1 - DO, i.e., (RA,RA+1) - DO means \{ (RA,RA+1) + \overline{DO} \} + 1;   PI_4 < -- 1, if (RA_0)^1 \neq DO_0 \text{ and } (RA_0)^2 = DO_0;   (CS) < -- 0010 \quad \text{if } carry = 0 \text{ and } (RA,RA+1) = 0;   (CS) < -- 0100 \quad \text{if } carry = 0 \text{ and } (RA,RA+1) < 0;   (CS) < -- 0100 \quad \text{if } carry = 0 \text{ and } (RA,RA+1) > 0;   (CS) < -- 1010 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) = 0;   (CS) < -- 1001 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) < 0;   (CS) < -- 1100 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) > 0;   (CS) < -- 1100 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) > 0;   (CS) < -- 1100 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) > 0;   (CS) < -- 1100 \quad \text{if } carry = 1 \text{ and } (RA,RA+1) > 0;
```

5.68 Floring point subtract.

ADDR MODE	MNEMONIC	FORMA 1 / OPCODE
R	FSR RA,RB	8 4 4 B9 RA RB
В	FSB BR.DSPL	4 2 2 8
вх	FSBX BR,RX	4 2 2 4 4
e ox	FS RA,ADDR FS RA,ADDR,RX	8 4 4 16 B8 RA RX ADDR

DESCRIPTION: The floating point Derived Operand, DO, is floating point subtracted from the contents of registers RA and RA + 1. The result is stored in registers RA and RA + 1. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent incremented by one for each bit shifted until the exponents are equal. The mantissa of the DO is then subtracted from (RA,RA+1). If the difference overflows the 24-bit mantissa, then it is shifted right one position, the sign bit restored, and the exponent incremented by one. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If during the normalization process the exponent is decremented below 80₁₆, then underflow occurs and a zero is inserted for the result.

```
MIL-STD-1750A (USAF)
2 July 1980
```

RIGISTER TRANSFER DESCRIPTION:

n = EA - E0;

MO <-- MO Shifted Right Arithmetic n positions, if n > 0 and MA $\neq 0$;

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;

MA <-- MA - MO;

MA <-- MA Shifted Right Arithmetic 1 position, $MA_0 < --MA_0$, EA <-- EA+1, if OVM = 1;

 $PI_3 \leftarrow -1$, EA $\leftarrow -7F_{16}$, MA $\leftarrow -7FFF$ FF_{16} , exit, if EA $>7F_{16}$ and MA₀ = 0;

 $PI_3 \leftarrow -1$, EA $\leftarrow -7F_{16}$, MA $\leftarrow -8000~00_{16}$, exit, if EA $>7F_{16}$ and MA $_0$ = 1;

EA, MA <-- normalized EA, MA;

 $PI_6 \leftarrow 1$, EA $\leftarrow 0$, MA $\leftarrow 0$, if EA $< 80_{16}$;

(CS) \leftarrow -- 0010 if (RA,RA+1) = 0;

(CS) <--0001 if (RA,RA+1) < 0;

 $(CS) \leftarrow 0100 \text{ if } (RA,RA+1) > 0$;

5.69 Extended precision floating point subtract.

ADDR MODE	MNEMO	<u>F (</u>	RMAT/	<u> </u>	ODE						
				8		4	4				
R	EFSR	RA,RB	!	ВВ	 	RA	R	B			
		04 4000		8		4	4			16	
D	EFS	RA, ADDR									
DX	EFS	RA,ADDR,RX	1	BA	-	RA	R	X	İ	ADDR	1

DESCRIPTION: The extended precision floating point Derived Operand, DO, is extended floating point subtracted from the contents of registers RA, RA + 1, and RA + 2. The result is stored in registers RA, RA+1, and RA+2. The process of this operation is as follows: the mantissa of the number with the smaller algebraic exponent is shifted right and the exponent is incremented by one for each bit shifted. When the exponents are equal, the mantissas are subtracted. If the difference overflows the 39-bit mantissa, then the difference is shifted right one position, the sign bit restored, and the exponent is incremented. If the exponent exceeds $7F_{16}$ as a result of this incrementation, overflow occurs and the operation is terminated. If the sum does not result in exponent overflow, the result is normalized. If during the normalization process the exponent is decremented below 80₁₆, then underflow occurs and a zero is inserted for the result.

REGISTER TRANSFER DESCRIPTION:

n = EA - E0:

MO <-- MO Shifted Right Arithmetic n positions, if n > 0 and MA $\neq 0$;

MA <-- MA Shifted Right Arithmetic -n positions, EA <-- EO, if n < 0 and MO \neq 0;

MA <-- MA - MO;

MA <-- MA Shifted Right Arithmetic 1 position, $MA_0 < --\overline{M}A_0$, EA <-- EA+1,

PI₃ <-- 1, EA <-- 7F₁₆, MA <-- 7FFF FF FFFF₁₆, exit, if EA > 7F₁₆ and MA_{σ} = 0;

PI₃ <-- 1, EA <-- $7F_{16}$, MA <-- $8000\ 00\ 0000_{16}$, exit, if EA > $7F_{16}$ and MA₀ = 1;

EA, MA <-- normalized EA, MA;

 $PI_6 \leftarrow 1$, EA <-- 0, MA <-- 0, if EA < 80_{16} ;

 $(CS) \leftarrow 0010$ if (RA, RA+1, RA+2) = 0:

(CS) <-- 0001 if (RA, RA+1, RA+2) < 0;

(CS) <-- 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PI

107

EFSR.EFS

ه ن کې پهر مه د

5.70 Floating point negate register.

ADDR MODE MNEMONIC FORMAT/OPCODE

| RA | RB |

R FNEG RA, RB

DESCRIPTION: The 24-bit mantissa of the Derived Operand, DO, i.e., the floating point number in registers RB and RB+1, is 2's complemented. The exponent remains unchanged. The result, the negative of the original number, is stored in RA and RA + 1. The 2's complement of a floating point t to is a floating point zero. Exceptions to this are all powers of two: -1.0×2^n and $0.5 \times 2^{n-1}$; i.e., when the mantissa is either 8000 00₁₆ or 4000 00₁₆. The negation of 0.5×2^n is $-1.0 \times 2^{n-1}$; i.e. the mantissa is shifted left one position and the exponent decremented by one. Conversely, the negation of 1.0 x 2^n is 0.5 x 2^{n+1} ; i.e., the mantissa is shifted right one position and the exponent is incremented by one. A floating point overflow occurs for the negation of the smallest negative number, -1.0 x 2^{127} . A floating point underflow occurs for the negation of the smallest positive number, 0.5×2^{1} 128, and causes the result to be zero. The condition status, CS, is set based on the result in registers RA and RA + 1.

Note:

RA may equal RB.

REGISTER TRANSFER DESCRIPTION:

 $PI_3 \leftarrow -1$, EA <-- $7F_{15}$. MO <-- 7FFF FF_{16} , exit, if DO = 8000 007 F_{16} ;

 $PI_{8} \leftarrow 1$, EA <-- 0, MA <-- 0, exit, if DO = 4000 0080₁₆;

EA <-- E0+1, MA <-- 4000 00_{16} , if MO = 8000 00_{16} ;

EA <-- EO-1, MA <-- 8000 00_{16} , if MO = 4000 00_{16} ;

EA <-- EO, MA <-- -MO, if MO \neq 8000 0016 or 4000 0016;

 $(CS) \leftarrow 0010 \text{ if } (RA, RA+1) = 0;$

(CS) \leftarrow 0001 if (RA, RA+1) \leftarrow 0;

(CS) \leftarrow 0100 if (RA,RA+1) > 0;

5.71 Single precision integer multiply with 16-bit product.

ADDR MODE	MNEMO	NIC	<u>[(</u>	RMAT	<u> </u>	CODE	<u>.</u>					
				8		4		4				
R	MSR	RA, RB	1	C1	1	RA	1	RB	1			
				8		4		4				
ISP	MISP	RA,N	1	C2	1	RA	N	1-1	1		1 <u>≤</u> N <u>≤</u> 16	
				8		4		4				
ISN	MISN	RA,N	!	C3		RA	11	l-1 	1		1 ≤ N ≤ 16	
D	мс	RA, ADDR		8		4		4			16	
DX	MS MS	RA, ADDR, RX	ľ	CO	1	RA	1	RX		<u> </u>	ADDR	
				8		4		4			16	
IM	MSIM	RA,DATA	1	4A	1	RA	1	4	1	1	DATA	1

DESCRIPTION: The Derived Operand, DO, is multiplied by the contents of register RA. The LSH of the result, a 16-bit, 2's complement integer, is stored in register RA. The Condition Status, CS, is set based on the result in register RA. A fixed point overflow occurs if (1) both operands are of the same sign and the MSH of the product is not zero, or the sign bit of the LSH is not zero, or (2) if the operands are of opposite sign and the MSH of the product is not FFFF₁₆, or the sign bit of the LSH is not one. A fixed point overflow does not occur if either of the operands is zero.

REGISTER TRANSFER DESCRIPTION:

5.72 Single precision integer multiply with 32-bit product.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE	
			8 4 4	
R	MR	RA,RB	C5 RA RB	
			4 2 2 8	
В	MB	BR,DSPL	1 2 BR' DSPL BR' = BR - 12 RA = R2	
			4 2 2 4 4 12 ≤ BR ≤ 15	
вх	MBX	BR,RX	4 0 BR' 6 RX BR' = BR - 1	
D	м	RA,ADDR	8 4 4 16	
DX	M	RA, ADDR, RX	J C4 RA RX ADDR	
			8 4 4 16	
IM	MIM	RA, DATA	4A RA 3 DATA	

<u>DESCRIPTION</u>: The Derived Operand, DO, is multiplied by the contents of register RA. The result, a 32-bit, 2's complement integer, is stored in registers RA and RA+1 with the MSH of the product in register RA. The Condition Status, CS. is set based on the result in registers RA and RA + 1.

SPECIAL CASE: DO = (RA) = 8000 (the largest negative number), then DO x (RA) = 40000000.

REGISTER TRANSFER DESCRIPTION:

(RA,RA+1) <-- (RA) x DO;

$$(CS) \leftarrow 0001$$
 if $(RA, RA+1) < 0$

(CS)
$$\langle --0100 \text{ if } (RA,RA+1) \rangle 0$$
:

5.73 Double precision integer multiply.

ADDR MODE	MNEM	ONIC	FORMAT/OPCODE								
				8		4	4	_			
R	DMR	RA, RB	1	С7		RA	RB	<u> </u>			
				8		4	4		16		
D	DM	RA,ADDR									
DX	DM	RA, ADDR, RX	1	C6		RA	RX	1 1	ADDR		

DESCRIPTION: The double precision Derived Operand, DO, a 32-bit 2's complement number, is multiplied by the contents of registers RA and RA + 1, a 32-bit 2's complement number, with the MSH in RA. The LSH of the product is retained in RA and RA + 1 as a 32-bit, 2's complement number. The MSH is lost. The Condition Status, CS, is set based on the double precision result in registers RA and RA + 1. A fixed point overflow occurs if (1) both operands are of the same sign and the MSH of the product is not zero, or the sign bit of the LSH is not zero, or (2) if the operands are of opposite sign and the MSH of the product is not FFFF FFFF₁₆, or the sign bit of the LSH is not one. A fixed point overflow does not occur if either of the operands is zero.

REGISTER TRANSFER DESCRIPTION:

```
(RQ, RQ+1, RQ+2, RQ+3) \leftarrow (RA, RA+1)^1 \times DO;
(RA,RA+1)^2 \leftarrow (RQ+2,RQ+3);
PI<sub>4</sub> <-- 1, if \{(RA_0)^1 = DO_0 \text{ and } \{(RQ,RQ+1) \neq 0 \text{ or } (RQ+2_0) = 1\}\} or \{(RA_0)^1 \neq DO_0 \text{ and } \{(RQ,RQ+1) \neq FFFF FFFF}_{16} \text{ or } (RQ+2_0) = 0\} and \{(RA)^1 \neq 0 \text{ and } DO \neq 0\}\};
(CS) \leftarrow 0010 if (RA,RA+1) = 0;
(CS) \leftarrow 0001 if (RA, RA+1) \leftarrow 0;
(CS) \leftarrow 0100 \text{ if } (RA, RA+1) > 0;
REGISTERS AFFECTED: RA, RA+1, CS, PI
```

THE THE PARTY OF

5.74 Floating point multiply.

ADDR MODE	MNEMO	NIC	FORMAT/OPCODE	
			8 4 4	
R	FMR	RA, RB	C9 RA RB	
			4 2 2 8	
В	FMB	BR, DSPL	2 2 BR' DSPL BR' = BR - RA = RO	
			4 2 2 4 4	16
вх	FMBX	BR,RX	4 0 BR' A RX BR' = BR RA = R0	
			8 4 4 16	
D XG	FM FM	RA,ADDR RA,ADDR,RX	C8 RA RX ADDR	1

DESCRIPTION: The floating point Derived Operand, DO, is floating point multiplied by the contents of register RA and RA + 1. The result is stored in register RA and RA + 1. The process of the operation is as follows: the exponents of the operands are added. If the sum exceeds $7F_{16}$, a floating point overflow occurs. If the sum is less than 80_{16} , then underflow occurs and the result set to zero. The operand mantissas are multiplied and the result normalized and stored in RA and RA + 1. An exceptional case is when both operands are negative powers of two: $(-1.0 \times 2^n) \times (-1.0 \times 2^m)$; the result is a 0.5 x 2^{n+m+1} . If $n+m=7F_{16}$, this shall yield an exponent overflow, floating point overflow occurs. Also, it is possible that the normalization process may yield an exponent underflow; if this occurs, then the result is forced to zero. The condition status, CS, is set based on the result in RA and RA + 1.

REGISTER TRANSFER DESCRIPTION:

```
n = EA + E0;
```

 $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF FF_{16}$, exit, if n > $7F_{16}$ and MA₀ = MO₀;

 $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- $8000\ 00_{16}$, exit, if n > $7F_{16}$ and MA₀ \neq MO₀;

 $PI_6 \leftarrow 1$, EA $\leftarrow 0$, MA $\leftarrow 0$, exit, if n $< 80_{16}$;

MP <-- MA x MO; (integer multiply)

MP <-- MP shift left 1 position;

 $n \leftarrow n + 1$, $MP_{0-23} \leftarrow 4000 \ 00_{16}$, if $MP_{0-23} = 8000 \ 00_{16}$;

 $PI_3 \leftarrow 1$, EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF$ FF_{16} , exit, if n > $7F_{16}$ and $MP_0 = 0$;

 $PI_3 \leftarrow -1$, EA <-- $7F_{16}$, MA <-- $8000\ 00_{16}$, exit, if n > $7F_{16}$ and $MP_0 = 1$;

n, MP <-- normalized n, MP;

 $PI_6 \leftarrow -1$, EA $\leftarrow -0$, MA $\leftarrow -0$, exit, if n $< 80_{16}$;

EA <-- n;

 $MA < -- MP_{0-23};$

(CS) \leftarrow 0010 if (RA,RA+1) = 0;

(CS) \leftarrow 0001 if (RA, RA+1) < 0;

(CS) \leftarrow 0100 if (RA,RA+1) > 0;

MIL-STD-1750A (USAF)

2 July 1980

5.75 Extended precision floating point multiply.

ADDR MODE	MNEMONIC	ORMAT/GPCODE
R	FFMR RAIRB	8 . 4 CB ! RA RB
១ មx	EEM RA,ADDR EEM RA,ADDR,RX	8 4 4 16 CA RA RX ADDR

<u>OFSCRIPTION</u>: The extended precision floating Derived Operand, DO, is extended floating point multiplied by the contents of registers RA, RA + 1, and RA + 2. The result is stored in registers RA, RA + 1, and RA + 2. The process of the operation is as follows: the exponent of the operands are added. If the sum exceeds $7F_{16}$, a floating point overflow occurs, if the sum is less than 80_{16} , then underflow occurs and the result set to zero. The operand mantissas are multiplied and the result normalized and stored in RA, RA + 1, and RA + 2. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

n = EA + E0;

PI₃ <-- 1, EA <-- $7F_{16}$, MA <-- 7FFF FF FFFF $_{16}$, exit, if n > $7F_{16}$ and MA $_0$ = MO $_0$;

 $PI_3 \leftarrow -1$, FA <-- $7F_{16}$, MA <-- $8000~00~0000_{16}$, exit, if $n > 7F_{16}$ and $M\Lambda_0 \neq MO_0$;

 $PI_6 \leftarrow -1$, EA $\leftarrow -0$, MA $\leftarrow -0$, exit, if n $< 80_{16}$;

MP <-- MA x MO; (integer multiply)</pre>

MP <-- MP shift left 1 position:

 $n \leftarrow -- n + 1$, $MP_{0-39} \leftarrow -- 4000 00 0000_{16}$, if $MP_{0-39} = 8000 00 0000_{16}$;

 $PI_3 \leftarrow 1$. EA $\leftarrow 7F_{16}$, MA $\leftarrow 7FFF$ FF FFFF $_{16}$, exit, if n > $7F_{16}$ and $MP_0 = 0$:

 $PI_3 \leftarrow 1$, EA <-- $7F_{16}$, MA <-- 8000 00 000016, exit, if n > $7F_{16}$ and $MP_0 = 1$;

n, MP <-- normalized n, MP;

 $PI_6 \leftarrow 1$, EA <-- 0, MA <-- 0, if n < 80_{16} ;

EA <-- n;

MA <-- MP₀₋₃₉;

- (CS) \leftarrow 0010 if (RA, RA+1, RA+2) = 0;
- (CS) <-- 0001 if (RA, RA+1, RA+2) < 0;
- (CS) \leftarrow 0100 if (RA, RA+1, RA+2) > 0;

5.76 Single precision integer divide with 16-bit dividend.

ADDR MODE	MNEMO	NIC	<u>F.C</u>	RMAT/	OP(ODE	<u>.</u>			
				8		4		4		
R	DVR	RA,RB	1	D1	1	RA		RB	1	
				8		4		4		
ISP	DISP	RA,Ñ	1	D2		RA	Į N	- 1		1 <u>≤</u> N <u>≤</u> 16
				8		4		4		
ISN	DISN	RA, N	1	D3		RA	J N	-1 		1 ≤ N ≤ 16
	D) (04 4000		8		4		4		16
D DX	DV DV	RA,ADDR RA,ADDR,RX	1	D0	!	RA	1	RX	1	ADDR
				8		4		4		16
IM	DVIM	RA, DATA		4A	1	RA		6	1	[DATA

DESCRIPTION: The contents of register RA are divided by the Derived Operand, DO, a single precision, 2's complement number. The result is stored in registers RA and RA + 1 such that RA stores the single precision integer quotient and RA+1 stores the remainder. The Condition Status, CS, is set based on the result in RA. A fixed point overflow occurs if the divisor, DO, is zero, or if the dividend is 8000₁₆ and the divisor is FFFF₁₆.

Note:

The sign of the non-zero remainder is the same as the sign of the dividend.

REGISTER TRANSFER DESCRIPTION:

$$PI_4 \leftarrow -1$$
, if DO = 0 or {RA = 8000_{16} and DO = $FFFF_{16}$ };

- (CS) <-- 0010 if (RA) = 0;
- (CS) \leftarrow 0001 if (RA) < 0;
- (CS) \leftarrow 0100 if (RA) > 0;

5.77 Single precision integer divide with 32-bit dividend.

ADDR MODE	MNEMO	ONIC	FORMAT/OPCODE							
				8		4		4		
R	DR	RA,RB	1	D5	1	RΛ		 RB 	- !	
			4	4 2	;	2		8		12 / 22 / 15
В	DB	BR,DSPL	1 :	1 3	B	R'	Ð	SPL		12 <u><</u> BR <u><</u> 15 BR' = BR - 12 RA = R2
				4 2		2	4		4	12 <u><</u> BR <u>≤</u> 15
вх	DBX	BR,RX	4	10	8	R' 	7	 	RX	BR' = BR - 12 RA = R2
	_			8		4		4		16
D DX	D	RA,ADDR RA,ADDR,RX	1	D4		RA		 RX 	1 1	ADDR
				8		4		4		16
IM	DIM	RA,DATA	1	4A		RA	1	 5	1 1	DATA

<u>DESCRIPTION</u>: The contents of registers RA and RA + 1, a double precision 2's complement number, are divided by the Derived Operand, DO, a single precision, 2's complement number. RA contains the MSH of the 32-bit dividend. The result is stored in registers RA and RA + 1 such that RA stores the single precision integer quotient and RA + 1 stores the remainder. The Condition Status, CS, is set based on the result in RA. A fixed point overflow occurs if the divisor equals zero or if the magnitude of the MSH of the dividend is equal to or greater than the magnitude of the divisor (i.e., the quotient exceeds 15 bits).

Note:

The sign of the non-zero remainder is the same as that of the dividend.

REGISTER TRANSFER DESCRIPTION:

$$PI_4 \leftarrow 1$$
, if $DO = 0$ or $|(RA)| \ge |DO|$;

(CS)
$$\leftarrow -0010$$
 if $(RA) = 0$;

$$(CS) \leftarrow 0001$$
 if $(RA) < 0$;

$$(CS) \leftarrow 0100 \text{ if } (RA) > 0;$$

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.78 Double precision integer divide.

ADDR MODE	MNEM	ONIC	<u>r (</u>	DRMA L	OPCODE			
				8	4	4		
R	DDR	RA, RB	1	D7	RA	RB		
				8	4	4	16	
D	DD	RA, ADDR						
DX	OO	RA, ADDR, RX	1	D6	RA	RX	ADDR	

<u>DESCRIPTION</u>: The contents of registers RA and RA + 1, a double precision 2's complement number, are divided by the Derived Operand, DO, a double precision 2's complement number. RA contains the MSH of the 32-bit dividend. The quotient part of the integer result is stored in registers RA and RA + 1 (with the MSH in RA) and the remainder is lost. The Condition Status, CS, is set based on the results in registers RA and RA + 1. A fixed point overflow occurs if the divisor, DO, is zero, or if the dividend is 8000₁₆ and the divisor is FFFF₁₆.

REGISTER TRANSFER DESCRIPTION:

REGISTERS AFFECTED: RA, RA+1, CS, PI

(RA,RA+1) <-- (RA,RA+1) / DO; $PI_4 \leftarrow -1$, if DO = 0 or {RA = 8000_{16} and DO = $FFFF_{16}$ }; (CS) $\leftarrow -0010$ if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; $(CS) \leftarrow 0100 \text{ if } (RA,RA+1) > 0$;

DDR,DD

5.79 Hoating point divide.

ADDR MODE	MNEMO	NIC	<u>FQ</u>	RMA	11/	OPCODE				
				8		4		4		
R	FDR	RA, RB	<u> </u>	D9) 	RA	1	RB		
			4	l	2	2	1	8		12 / DD / 15
В	FDB	BR, DSPL	2	!	3	BR'	D:	SPL	. <u>-</u>	12 <u>< BR <u><</u> 15 BR' = BR - 12 RA = RO</u>
			4) . 	2	2	4	4		12 <u><</u> BR <u><</u> 15
вх	FDBX	BR,RX	4 	} · ·	0 	BR'	B 	R)	(BR' = BR - 12 RA = RO
				8		4		4		16
D	FD	RA, ADDR								
DX	FD	RA, ADDR, RX		D8	3 	RA		RX		ADDR {

<u>DESCRIPTION</u>: The floating point number in registers RA and RA+1 is divided by the floating point Derived Operand, DO. The result is stored in register RA and RA+1. A floating point overflow occurs if the exponent result exceeds $7F_{16}$ at any point in the calculation process. Underflow occurs if the exponent result is less than 80_{16} at any point in the process. If underflow occurs, then the quotient is forced to zero. A divide by zero yields a floating point overflow.

```
MIL-STD-1750A (USAF)
2 July 1980
```

REGISTER TRANSFER DESCRIPTION:

n = EA - E0;

PI₃ <-- 1, EA <--
$$7F_{16}$$
, MA <-- $7FFF$ FF_{16} , exit, if MA₀ = MO₀ and {n > $7F_{16}$ or DO = 0};

PI
$$_3$$
 <-- 1, EA <-- 7 F_{16} , MA <-- 8000 00 $_{16}$, exit, if MA $_0$ \neq MO $_0$ and {n > 7 F_{16} or DO = 0};

$$PI_6 \leftarrow -1$$
, EA $\leftarrow -0$, MA $\leftarrow -0$, exit, if n $< 80_{16}$;

MQ <-- MA / MO;

MQ <-- MQ Shift Right Arithmetic 1 position, n <-- n + 1, if
$$|MQ| \ge 1.0$$
;

$$PI_3 \leftarrow 1$$
, EA <-- $7F_{16}$, MA <-- $7FFF$ FF_{16} , exit, if n > $7F_{16}$ and $MQ_0 = 0$:

PI
$$_3$$
 <-- 1, EA <-- 7F $_{16}$, MA <-- 8000 00 $_{16}$, exit, if n > 7F $_{16}$ and MQ $_0$ = 1;

EA <-- n;

 $MA < -- MQ_{0-23};$

(CS)
$$\leftarrow$$
 0010 if (RA,RA+1) = 0;

(CS)
$$\leftarrow$$
 0001 if (RA,RA+1) $<$ 0;

(CS)
$$\leftarrow$$
 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS, PI

5.80 Extended precision floating point divide.

ADDR MODE	MNEMO	DNIC	FORMAT/OPCODE							
				8		4	4			
R	EFDR	RA, RB	1	08	1	RA	RB	<u> </u>		
D	EFD	RA, ADDR		8		4	4		16	
χα	EFD	RA, ADDR, RX	1	DA	1	RA	RX	1 1	ADDR	 I
			·							•

<u>DESCRIPTION</u>: The contents of registers RA, RA + 1, and RA + 2 are extended precision floating point divided by the extended precision floating point Derived Operand, DO. The result is stored in register RA, RA + 1, and RA + 2. A floating point overflow occurs if the exponent result exceeds $7F_{16}$ at any point in the calculation process. Underflow occurs if the exponent result is less than 80_{16} at any point in the process. If underflow occurs, then the quotient is forced to zero. A divide by zero yields a floating point overflow.

REGISTER TRANSFER DESCRIPTION:

n = EA EO:

PI
$$_3$$
 <-- 1. EA <-- 7F $_{16}$, MA <-- 7FFF FF FFFF $_{16}$, θ xit, if MA $_0$ = MO $_0$ and {n > 7F $_{16}$ or DO = 0};

PI
$$_3$$
 <-- 1, EA <-- 7F $_{16}$, MA <-- 8000 00 0000 $_{16}$, exit, if MA $_0$ \neq MO $_0$ and {n > 7F $_{16}$ or DO = 0};

$$PI_6 \leftarrow 1$$
, EA <-- 0, MA <-- 0, exit, if n < 80_{16} :

MQ <-- MA / MO;

MQ <-- MQ Shift Right Arithmetic 1 position, n <-- n + 1, if
$$|MQ| \ge 1.0$$
;

$$PI_3 \leftarrow 1$$
, EA <-- $7F_{16}$, MA <-- $7FFF$ FF FFFF₁₆, exit, if n > $7F_{16}$ and MQ₀ = 0;

$$PI_3 \leftarrow 1$$
, EA <-- $7F_{16}$, MA <-- $8000\ 00\ 0000_{16}$, exit, if n > $7F_{16}$ and $MQ_0 = 1$;

EA <-- n;

 $MA < -- MQ_{0-39};$

(CS)
$$\leftarrow$$
 0010 if (RA, RA+1, RA+2) = 0;

(CS)
$$\leftarrow$$
 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, CS, PJ

121

EFDR,EFD

5.81 Inclusive logical OR.

ADDR MODE	MNEMO	DNIC	<u> LORMAT/OPCODE</u>	
			8 4 4	
R	ORR	RA, RB	E1 RA RB	
			4 2 2 8	
В	ORB	BR, DSPL	12 <u>SRR 15</u> 13 10 BR' DSPL BR' = BR - 1 RA = R2	
			4 2 2 4 4	_
ВХ	ORBX	BR,RX	12 \(\text{BR} \(1 \) 14 0 BR' F RX BR' = BR RA = R2	
D	OR	RA, ADDR	8 4 4 16	
ΟX	OR	RA, ADDR, RX	EO RA RX ADDR	1
			8 4 4 16	
IM	ORIM	RA,DATA_	4A RA 8 DATA	1

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit inclusively ORed with the contents of RA. The result is stored in register RA. The condition status, CS, is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

(RA) <-- (RA) v DO;

(CS) \leftarrow 0010 if (RA) = 0;

(CS) \leftarrow 0001 if (RA) < 0;

 $(CS) \leftarrow 0100 \text{ if } (RA) > 0;$

REGISIERS AFFECTED: RA, CS

582 Logical AND

ADDR MODE	MNLMO	NIC	FORMAL/OPCODE
			8 4 4
R	ANDR	RA, RB	E3 RA RB
			4 2 2 8
В	ANDB	BR, DSPL	12 \(\text{BR} \leq 15 \) 13 1 BR' DSPL BR' = BR - 12 RA = R2
			4 2 2 4 4
ВХ	ANDX	BR, KX	12 \(\text{BR} \) 15 14 0 \text{BR} \(\text{E} \) RX \(\text{BR}' \(\text{RR} \) = RR - 12 RA = R2
Đ	AND	DA ADOD	8 4 4 16
ρχ	AND	RA, ADDR RA, ADDR, RX	E2 RA RX ADDR
			8 4 4 16
IM	ANDM	RA, DATA	4A RA 7 DATA

DESCRIPTION: The Derived Operand, DO, is bit-by-bit ANDed with the contents of register RA. The result is stored in register RA. The condition status, CS, is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

- (RA) <-- (RA) + DO;
- $(CS) \leftarrow 0010$ if (RA) = 0; $(CS) \leftarrow 0001$ if (RA) < 0; $(CS) \leftarrow 0100$ if (RA) > 0;

REGISTERS AFFECTED: RA. CS

5.83 Exclusive logical OR.

ADDR MODE	MNEMONIC FORMAT/OPCODE											
				8		4		4				
R	XORR	RA,R8	1	E 5		RA	1	RB	1			
0	VOD	DA ADDR		8		4		4			16	
D DX	XOR XOR	RA,ADDR RA,ADDR,RX		E 4	 	RA	 	RX	1		ADDR	
				8		4		4			16	
IM	XORM	RA,DATA	1	4A		RA	1	9		1	DATA	1

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit exclusively ORed with the contents of RA. The result is stored in RA. The condition status, CS, is set based on the result in RA.

REGISTER TRANSFER DESCRIPTION:

- (RA) <-- (RA) @ DO;
- $(CS) \leftarrow 0010 \text{ if } (RA) = 0;$
- (CS) <-- 0001 if (RA) < 0;
- (CS) \leftarrow 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS

5.84 Logical NAND.

		8							
				4	4				
R NR RA	, R B [E 7		RA	R	B	•		
D N RA	ADDR	8		4	4			16	
	,ADDR ,ADDR,RX 	E6	1	RA	ន	X	1	ADDR	1
		8		4	4			16	
IM NIM RA	,DATA I	4A		RA	B		1	DATA	1

<u>DESCRIPTION</u>: The Derived Operand, DO, is bit-by-bit logically NANDed with the contents of register RA. The result is stored in RA.

Note: The logical NOT of a register can be attained with a NR instruction with RA = RB.

REGISTER TRANSFER DESCRIPTION:

$$(CS) \leftarrow 0.010$$
 if $(RA) = 0$

$$(CS) \leftarrow 0100 \text{ if } (RA) > 0$$

REGISTERS AFFECTED: RA, CS

5.85 Convert floating point to 16-bit integer.

<u>DESCRIPTION</u>: The integer portion of the floating point Derived Operand, DO (i.e., the contents of registers RB and RB+1), is stored into register RA. If the actual value of the DO floating point exponent is greater than $0F_{16}$, then RA remains unchanged and a fixed point overflow occurs. The condition status, CS, is set based on the result in RA.

Note: The algorithm truncates toward zero.

REGISTER TRANSFER DESCRIPTION:

 $PI_4 \leftarrow 1$, exit, if $EO > 0F_{16}$;

(RA) <-- Integer portion of DO;

 $(CS) \leftarrow 0010 \text{ if } (RA) = 0;$

(CS) \leftarrow 0001 if (RA) < 0;

(CS) \leftarrow 0100 if (RA) > 0;

REGISTERS AFFECTED: RA, CS, PI

5.86 Convert 16-bit integer to floating point.

ADDR MODE	MNEMO	DNIC	<u>F0</u>	RMAT.	OPO	CODE	_		
				8		4		4	
R	FLT	RA, RB		E9	1	RA	1	RB	1

DESCRIPTION: The integer Derived Operand, DO (i.e., the contents of register RB), is converted to Single Precision floating point format and stored in register RA and RA + 1. The condition status, CS, is set based on the results in RA and RA + 1. The operation process is as follows: The exponent is initially considered to be 0F₃₆. The integer value in RB is normalized, i.e., the number is left shifted and the exponent decremented for each shift until the sign bit and the next MSB are unequal, and the exponent and mantissa stored in the proper fields of RA and RA + 1.

Note:

RA may equal RB.

An integer zero, 0000_{16} , is converted to a floating point zero, $0000\ 0000_{16}$.

REGISTER TRANSFER DESCRIPTION:

EA <-- 0, MA <-- 0, exit, if (RB) = 0; EA <-- OF 18: MA <-- (RB); EA, MA <-- normalize EA, MA; (CS) <-- 0010 (RA,RA+1) = 0;if (RA,RA+1) < 0;(CS) <-- 0001 if (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: RA, RA+1, CS

5.87 Convert extended precision floating point to 32-bit integer.

ADDR MODE MNEMONIC FORMAT/OPCODE

8 4 4

R EFIX RA,RB | EA | RA | RB

<u>DESCRIPTION</u>: The integer portion of the floating point Derived Operand, DO (i.e., the contents of registers RB, RB+1, and RB+2), is stored into register RA and RA+1. If the actual value of the DO floating point exponent is greater than $1F_{16}$, then RA and RA+1 remain unchanged and a fixed point overflow occurs. The condition status, CS, is set based on the result in RA and RA+1.

Note: The algorithm truncates toward zero.

REGISTER IRANSFER DESCRIPTION:

$$\begin{split} \text{PI}_4 &<--1, \text{ exit, if EO} > 1 \\ \text{F}_{16}; \\ \text{(RA,RA+1)} &<-- \text{ Integer portion of DO}; \\ \text{(CS)} &<-- 0010 \quad \text{if } \quad \text{(RA,RA+1)} = 0; \\ \text{(CS)} &<-- 0001 \quad \text{if } \quad \text{(RA,RA+1)} < 0; \\ \text{(CS)} &<-- 0100 \quad \text{if } \quad \text{(RA,RA+1)} > 0; \\ \end{split}$$

REGISTERS AFFECTED: RA, RA+1, CS, PI

5 88 Convert 32 bit integer to extended precision floating point.

ADDR MODE MNEMONIC FORMAT/OPCODE

8 4 4

R EFLT RA.RB | EB | RA | RB |

<u>DESCRIPTION</u>: The double precision integer Derived Operand, DO (i.e., the contents of registers RB and RB+1), is converted to Extended Precision floating point format and stored in register RA,

RA+1, and RA+2. The condition status, CS, is set based on the result in RA, RA+1, and RA+2. The operation process is as follows: The exponent is initially considered to be $1F_{16}$. The integer value in RB, RB+1 is normalized, i.e., the number is left shifted and the exponent decremented for each shift until the sign bit and the next MSB are unequal, and the exponent and

mantissa stored in the proper field of RA, RA + 1, and RA + 2.

Note: RA may equal RB.

An integer zero, 0000 0000₁₆, is converted to an extended floating point zero, 0000 0000 0000₁₆.

REGISTER TRANSFER DESCRIPTION:

EA <-- 0, MA<-- 0, exit, if (RB,RB+1) = 0; EA <-- 1F₁₆, MA<-- (RB,RB+1); EA, MA <-- normalized EA, MA; (CS) <-- 0010 if (RA, RA+1, RA+2) = 0; (CS) <-- 0001 if (RA, RA+1, RA+2) < 0; (CS) <-- 0100 if (RA, RA+1, RA+2) > 0;

REGISTERS AFFECTED: RA, RA+1, RA+2, C6

129

5.89 Exchange bytes in register.

AUDR MODE MNEMONIC I ORMAT/OPCODE

8 4 EC | RA | 0 |

XBR S RA

DESCRIPTION: The upper byte of register RA is exchanged with the lower byte of register RA. The CS is set based on the result in register RA.

REGISTER TRANSFER DESCRIPTION:

 $(RA)_{0.7} \leftarrow \rightarrow (RA)_{8-15};$

(CS) <-- 0010 if (RA) = 0;

(CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0:

REGISTERS AFFECTED: RA, CS

5.90 Exchange words in registers.

ADDR MODE MNEMONIC FGRMA1/QPCODE

R XWR RA, RB ΕĐ RA | RB |

<u>DESCRIPTION</u>: The contents of register RA are exchanged with the contents of register RB. The CS is set based on the result in register RA

REGISTER TRANSFER DESCRIPTION:

(RA) <--> (RB);

(CS) <-- 0010 if (RA) = 0; (CS) <-- 0001 if (RA) < 0; (CS) <-- 0100 if (RA) > 0;

REGISTERS AFFECTED: RA. RB, CS

5.91 Single precision compare.

ADDR MODE	MNEMO	NIC		F 0	RMAT	/0!	<u>РС</u>	ODE										
					8			4		4								
R	CR	RA, RB	1		F 1		 	RA 	1	RB	1							
В	СВ	BR, DSPL			2 2						 L 	1		BR		BR ≤ BR R2		
вх	СВХ	BR,RX	1	- -	2 0							 		8	R'	BR = BF = R2		
ISP	CISP	RA,N	1		8 -F2			4 RA			 		1	<u><</u>	N <u><</u>	16		
ISN	CISN	RA,N			8 			4 RΔ					1	,	N (16		
1011	CION	NA, IE	-		 8				·	4	- -		•	7	16			
D DX	c	RA,ADDR RA,ADDR,RX	1	 	F0					RX		1			ADD		- .	1
			_		8			4		4					16	i		
IM	CIM	RA,DATA	1		4A		 	RA	1	A	1	1			DAT	A		1

DESCRIPTION: The single precision Derived Operand, DO, is compared to the contents of RA. Then, the Condition Status, CS, is set based on whether the contents of RA is less than, equal to, or greater than the DO. The contents of RA are unchanged.

REGISTER TRANSFER DESCRIPTION:

- (RA) : DO;

- (CS) <-- 0010 if (RA) = DO; (CS) <-- 0001 if (RA) < DO; (CS) <-- 0100 if (RA) > DO;

REGISTERS AFFECTED: CS

CR,CB,CBX,CISP,CISN,C,CIM

5.92 Compare between limits.

ADDR MODE	MNLM	ONIC	FC	<u>)RMA</u> T	/0PC	ODE				
				8		4	4		16	
D	CBL	RA, ADDR								
DX	CBL	RA, ADDR, RX	1	F4	1	RA	RX	1	ADDR	1

DESCRIPTION: The contents of register RA are compared to two different sixteen bit derived operands, DO1 and DO2. The derived operands, DO1 and DO2 are located at DA and DA+1, respectively, and their values are defined such that DO1 ≤ DO2. The CS is set based on the results. If the values for DO1 and DO2 are defined incorrectly (that is, DO1 > DO2), then CS is set to 1000

REGISTER TRANSFER DESCRIPTION:

(CS) <-- 1000 if DO1 > DO2, exit;

(CS) <-- 0001 if (RA) < DO1;

(CS) \leftarrow 0010 if DO1 \leq (RA) \leq DO2;

(CS) \leftarrow 0100 if (RA) > DO2;

REGISTERS AFFECTED: CS

5.93 Double precision compare.

ADDR MODE	MNEM	ONIC	FORMAT/OPCODE									
				8		4		4				
R	DCR	RA, RB	1	F7	1	RA	1	RB	!			
_		24 422		8		4		4			16	
D	DC	RA, ADDR										
ĐΧ	DC	RA,ADDR,RX	l	F6	1	RA	1	RX	1	1	ADDR	1

<u>DESCRIPTION</u>: The double precision Derived Operand, DO, is compared to the contents of registers RA and RA+1 where RA contains the MSH of a double precision word. Then, the Condition Status, CS, is set based on whether the contents of RA, RA+1 is less than, equal to, or greater than the DO. The contents of RA and RA+1 are unchanged.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1) : DO;

(CS) <-- 0010 if (RA,RA+1) = DU; (CS) <-- 0001 if (RA,RA+1) < DO; (CS) <-- 0100 if (RA,RA+1) > DC.

REGISTERS AFFECTED: CS

5.94 <u>Ploating point compare</u>.

ADDR MODE	MNEMO	NIC	I ORMAT/OPCODE
			8 4 4
R	FCR	RA,RB	F9 RA RB
			4 2 2 8
В	FCB	BR, DSPL	3 3 BR' DSPL BR' = BR - 12
			4 2 2 4 4
ВХ	FCBX	BR,RX	12 \(\text{BR} \leq 15 \) 4 0 BR' D RX BR' = BR - 12 \)
D	FC	DA ADOR	8 4 4 16
DX	FC	RA,ADDR RA,ADDR,RX	F8 RA RX ADDR

<u>DESCRIPTION</u>: The floating point number in registers RA and RA+1 is compared to the floating point Derived Operand, DO. Then, the Condition Status, CS, is set based on whether the contents of RA, RA+1 is less than, equal to, or greater than the DO. The contents of RA and RA+1 are unchanged.

Note:

This instruction does not cause an overflow to occur.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1) : DO;

(CS) <-- 0010 if (RA,RA+1) = 0; (CS) <-- 0001 if (RA,RA+1) < 0; (CS) <-- 0100 if (RA,RA+1) > 0;

REGISTERS AFFECTED: CS

٠٠ و المنظر المدر

5.95 Extended precision floating point compare.

ACDR MODE	MNEMONIC		FORMAT/OPCODE								
				8		4		4			
R	EFCR RA,	, RB	1	FB		RA	1	RB	 		
n	EEC DA	ADDR		8		4		4		16	
D DX	-	, ADDR , ADDR , RX	1	FA	1	RA	1	RX		ADDR	ı

<u>DESCRIPTION</u>: The extended precision floating Derived Operand, DO, is compared to the contents of registers

RA, RA+1, and R Λ +2 where R Λ contains the most significant 16-bits of the extended precision floating point word. The condition status, CS, is set based on whether the contents of R Λ , R Λ +1, and R Λ +2 are less than, equal to or greater than the DO. The contents of R Λ , R Λ +1, and

RA + 2 are unchanged.

Note:

This instruction does not cause overflow to occur.

REGISTER TRANSFER DESCRIPTION:

(RA, RA+1, RA+2) : DO;

(CS) <-- 0010 if (RA, RA+1, RA+2) = DO; (CS) <-- 0001 if (RA, RA+1, RA+2) < DO;

(CS) \leftarrow 0100 if (RA, RA+1, RA+2) > DO;

REGISTERS AFFECTED: CS

5.96 No operation.

ADDR MODE MNEMONIC

FORMAT/OPCODE

8 4 4 | FF | 0 | 0 |

S NOP

DESCRIPTION: No operation is performed.

REGISTER TRANSFER DESCRIPTION: None

REGISTERS AFFECTED: None

NOP

5.97 Break point.

ADDR MODE	MNEMONIC	FORMA1/	FORMAT/OPCODE					
		8	4	4				
S	BPT	l FF	F	F				

DESCRIPTION: This instruction is typically used for halting the processor during maintenance and diagnostic procedures when the maintenance console is connected to the system. If the console is not connected, this instruction is treated as a IsOP (see page 137). Restarting the processor after a BPT can only be done by: the maintenance console or the power on sequence.

REGISTER TRANSFER DESCRIPTION: None

REGISTERS AFFECTED: None

Custodian: Air Force - 11

Reviewing activity: Air force - 02 Preparing activity: Air Force - 11

Project IPSC-F142

INDEX

Name	<u>Page</u>
A	59
AB	89
ABS	92
ABX	89
AIM	89
AISP	89
AND	123
ANDB	123
ANDM	123
ANDR	123
ANDX	123
AR	89
BEX	62
BEZ	60
BGE	66
BGT	64
BLE	63
BLT	61
BNZ	65
ВРТ	138
BR	59
C	132
CB	132
CBL	133
CBX	132
cı	31
CIM	132

140

CISN	132
CISP	132
CLC	30
CLIR	29
co	30
CR	132
D	117
DA	94
DABS	93
DAR	94
DB	117
DBX	117
οc	134
DCR	134
DD	118
DDR	118
DECM	101
DIM	117
DISN	116
DISP	116
DL	72
DLB	72
DLBX	72
DLI	72
DLR	72
DM	111
DMAD	30
DMAE	30
DMR	111
DNEG	103
DR	117
DS	104

DSAR 53

141

OSBL 29

DSCR 54

DSLC 48

DSLL 45

DSLR 52

DSR 104

DSRA 47

DSRL 46

DST 81

OSTB 81

DSTI 81

DSTX 81

DSUR

DVIM

30

116

136

DV 116

DVR 116

EFA 97

EFAR 97

LIAN 37

EFC

EFCR 136

EFD 121

EFDR 121

EFIX 128

EFL 74

EFLT 129

EFM 114

F F M R 114

EFS 107

FFSR 107

EFST 84

ENBL 29

ESUR 30

· Satisficial San

FA	95
FAB	95
FABS	98
FABX	95
FAR	95
FC	135
FC8	135
FCBX	135
FCF	135
FD	119
f DB	119
FOGX	:16
FDR	119
+13	126
$f\in \Gamma$	127
FM	112
F MB	112
£MB⊅	112
FMR	112
FNEG	108
FS	105
FSB	105
FSBX	105
131	105
f.	36
1 4 0%	4 :
	i
, * 4	32

; ,

ι	70
LB	70
ιΒX	70
LI	70
ŁIM	70
1 I S N	70
LISP	10
1 l B	76
181	76
ł M	13
I MP	31
ι. R	10
LST	67
. 311	67
t UB	75
LUSI	75

M	110
MB	110
MBX	110
MIM	110
MISN	109
MISP	109
MOV	90
MPFN	30
MR	110
MS	109
MSIM	109
MSR	109

N 175 NEG 102 NIM 126

AERONAUTICAL SYSTEMS DIV WRIGHT-PATTERSON AFB OH F/6 1/3
AFSC STANDARDIZATION CONFERENCE, 1553, 1589, 1750, 1760, ADA, N--ETC(U)
NOV 80 E C GANGH, S E SMITH
ASD-TR-80-5050-V0L-2 NL AD-A100 577 UNCLASSIFIFD 5 OF 5 10.577 END DTIC

NOP	137
NR	125
00	30
OR	122
ORB	122
ORBX	122
ORIM	122
ORR	122
OTA	30
ОТВ	31
PI	39
PO	29
POPM	77
PSHM	87
R8	35
RBI	35
RB I	35 35
RBR	35
RBA RCFR	35 30
RBR RCFR RCS	35 30 31
RBR RCFR RCS RD1	35 30 31 31
RBR RCFR RCS RD1 RDOR	35 30 31 31
RBR RCFR RCS RD1 RDOR RIC1	35 30 31 31 31 31
RBR RCFR RCS RD1 RDOR RIC1 RIC2	35 30 31 31 31 31
RBR RCFR RCS RDI RDOR RIC1 RIC2 RIPR	35 30 31 31 31 31 31 32
RBR RCFR RCS RD1 RDOR RIC1 RIC2 RIPR RMFS	35 30 31 31 31 31 31 32
RBR RCFR RCS RD1 RDOR RIC1 RIC2 RIPR RMFS RMK	35 30 31 31 31 31 31 32 31
RBR RCFR RCS RDI RDOR RIC1 RIC2 RIPR RMFS RMK RMP	35 30 31 31 31 31 32 31 30
RBR RCFR RCS RDI RDOR RIC1 RIC2 RIPR RMFS RMK RMP	35 30 31 31 31 31 32 31 30 32

RPIR 30

R5W 30

RVBR 39

\$ 39

SAR 50

38 .4

700

SBBX P

5BT 34

38R 34

ń١

86

SCR

31**M** 39

51SP 9

SUS 58

SEBI

SLC 44

SLL 41

0t R 49

SMK 29

10J 58

iri '

64° H,

,RA !:

h) (5

i≥**M** 3

,

: 3

18**X**

74.1

. .

. . .

nie -

STZ STZI SUBI SVBR	79 79 85 38
^AH	30
'AS	30
18	36
₹Вн	31
.81	36
TBR	16
TBS	31
1 P I O	31
TSB	37
IVBR	40
URS √10	69
WIPR WOPR	31 31
48H	29
#BR	i30
110	29
40R	124
TORM	124
4ORR	124

131

.4 1

٠.

W.

MIL-STD-1760 (Draft) May 1980

MILITARY STANDARD

STANDARD STORE INTERFACE,

AIRCRAFT/STORES ELECTRICAL

INTERFACE DEFINITION

DEPARTMENT OF THE AIR PORCE

WASHINGTON D.C. 20330

MIL-STD-1760 (Draft) STANDARD STORES INTERFACE, AIRCRAFT/STORES ELECTRICAL INTERFACE DEFINITION

- 1. This Military Standard has been approved for use by all Departments and Agencies of the Department of Defense.
- 2. Recommended corrections, additions, or deletions should be addressed to U.S. Air Force Armament Laboratory, Attention: AFATL/DLJA, Eglin Air Force Base, Florida 32542

í

FOREWORD

- l. Prior to this standard, an aircraft and the stores which it carried were typically developed independently of each other or were developed exclusively for each other. The usual results were new aircraft/store electrical interface requirements and the general proliferation of overall store interface requirements. The lack of standards within DoD for an aircraft/store electrical interface led to low levels of interoperability and costly aircraft modifications to achieve required store utilization flexibility. The trend in store technology toward more complex store functions which require increasing amounts of avionics data from aircraft systems was predicted to produce insurmountable aircraft/store interface problems.
- 2. This standard contains a solution to aircraft/store interface implementation proliferation by specifying one standard electrical interface for all future aircraft and stores. The interface contained herein is based on recognized trends in stores management systems which predict the use of serial digital transmission for control, monitor, and release signals to the store station. Application of this standard to new aircraft and stores will serve to reduce and stabilize the number and variety of signals required at the aircraft/store interface, minimize the impact of new stores on future stores management systems, and increase store interpoperability within the services and NATO.
- 3. After initial implementation of the standard, there will be a period when both standard and non-standard aircraft and stores will coexist in the inventory. Therefore, in order to be compatible, some development aircraft and stores may be built with both the standard and non-standard interfaces.
- 4. The format of this standard is aligned to aircraft/store interface control documents used by industry to describe aircraft/store interface requirements to DoD.
- 5. Unless otherwise specified, this standard conformation will lear System 2, Digital Interface Requirements document to have under development with the Department of their contains and appropriate DoD agencies.

TABLE OF CONTENTS

Paragraph		Page
1.	INTRODUCTION	. 1
2.	REFERENCED DOCUMENTS	. 1
3.	DEFINITIONS	. 3
4.	GENERAL STATEMENTS OF REQUIREMENTS	. 4
4.1	Introduction	
4.2	Standard Interface System	
4.2.1	Digital Multiplex Data Buses	
4.2.2	Aircraft Power	
4.2.3	High Bandwidth Signals	
4.2.4	Store Address Lines	
4.3	Store Implications	. 6
4.4	Store Implications Stores Management System A:	. 6
5.	DETAILED STATEMEN OF REPUBLICATION	. 6
5.1	Introduction	. 6
5.2	Electric Batarrace Definition	
5.2.1	Mutiplex Data Bus	
5.2.1.1	Operation	. 11
5.2.1.1.1	Subaddress/Mode	. 11
5.2.1	Mode Control	. 11
	Logical Interface Code	. 11
.1.2	Information Transfer Modes	
	Store On Data Bus	
5.2.1.3	Aircraft On Data Bus	
5.2.1.4		
	Electrical Interface Requirement	
5.2.1.5	Data Bus Requirement	. 13
5.2.1.6	Electromagnetic Compatibility	. 13
5.2.2	Fiber Optics Data Bus	
5.2.3	High Bandwidth Signals	
5.2.3.1	Video	
5.2.3.2	Time Correlation Pulse (TCP)	
5.2.3.3	Radio Frequency	
5.2.4	Digital Address Lines	
5.2.5	Aircraft Power	
5.2.5.1	DC Power	
5.2.5.1.1	Voltage	. 14
5.2.5.1.2	Over-voltage	. 14
5.2.5.1.3	Current	. 15
5.2.5.1.3.1	Power 1, Power 2, and Emergency	
	Jettison Lines	. 15
5.2.5.1.3.2	Power 3 Lines	
5.2.5.1.3.3	Initial Store Power	
5.2.5.1.4	Isolation	

TABLE OF AN INC. (Continued)

Paragraph	P	age
5.2.5.1.5	Return Lines	15
5.2	Rise Time	15
	AC Power	15
	Voltage	15
	Over-voltage	15
5.2.5.2.3	Current	15
5.2.5.2.3.1	SSI Connector	15
5.2.5.2.3.2	Auxiliary Power Connector	15
5.2.5.2.4	Isolation	15
5.3	Physical Interface Definition	16
5.3.1	Wiring and Cabling	16
5.3.2	Wiring and Shielding Termination	
	and Grounding	16
5.3.3	Electromagnetic Interference	16
5.3.4	Static Discharge Survival	16
5.3.5	Environmental Factors	16
5.3.6	Store Receptacle Connector	
	Orientation and Mounting	16
5.3.6.1	Top Mounting	16
5.3.6.2	Rear Mounting	16
5.3.6.3	Mounting Alignment and Integrity	16
5.3.6.4	Receptacle Position	18
5.3.7	Insert Arrangement	18
5.3.8	Exposed Receptacle (separation)	18
5.4	Logical Interface Definition	18
	FIGURES	
Figure	1	Page
1.	Aircraft/Store Electrical Interface	5
2.	Typical Store/Data Bus Electronics Functional Diagram	7
•	•	^
3a.	Electrical Signal Set - SSI Connector	9
3b.	Electrical Signal Set - Auxiliary Power Connector	10
4.	Standard Interface Employment Architecture	12
5.	Master Keyway Position	17
6a.	SSI Connector - insert arrangement	19
6b.	Auxiliary Power Connector - insert arrangement	20

gradi jakite jiri

TABLE

APPENDIX A Paragraph Page Auxiliary Power Connector Description Descriptio	18016		Page
APPENDIX A Paragraph 6. ELECTRICAL CONNECTOR REQUIREMENTS	ì	Electrical Signals Sets	21
APPENDIX A Paragraph 6.		SSI Connector	21
Paragraph Page 6. ELECTRICAL CONNECTOR REQUIREMENTS A-1 6.1 Introduction. A-1 6.2 Definitions A-1 6.2.1 Electrical Connector Terminology A-1 6.2.2 Requirements A-1 6.3 General Requirements A-1 6.3.1 Design and Construction A-1 6.3.2 Types A-1 6.3.3 Finish A-1 6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection A-2 6.3.6 Coupling A-2 6.3.6 Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard Release Force A-3 6.3.12 Shielding Braid Termi		Auxiliary Power Connector	54
Paragraph Page 6. ELECTRICAL CONNECTOR REQUIREMENTS A-1 6.1 Introduction. A-1 6.2 Definitions A-1 6.2.1 Electrical Connector Terminology A-1 6.2.2 Requirements A-1 6.3 General Requirements A-1 6.3.1 Design and Construction A-1 6.3.2 Types A-1 6.3.3 Finish A-1 6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection A-2 6.3.6 Coupling A-2 6.3.6 Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard Retention A-3 6.3.12 Shielding Braid Terminati			
Paragraph Page 6. ELECTRICAL CONNECTOR REQUIREMENTS A-1 6.1 Introduction. A-1 6.2 Definitions A-1 6.2.1 Electrical Connector Terminology A-1 6.2.2 Requirements A-1 6.3 General Requirements A-1 6.3.1 Design and Construction A-1 6.3.2 Types A-1 6.3.3 Finish A-1 6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection A-2 6.3.6 Coupling A-2 6.3.6 Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard Retention A-3 6.3.12 Shielding Braid Terminati			
6. ELECTRICAL CONNECTOR REQUIREMENTS A-1 6.1 Introduction		APPENDIX A	
6.1 Introduction	Paragraph		Page
6.1 Introduction	6.	ELECTRICAL CONNECTOR REQUIREMENTS	A- :
6.2 Definitions	6.1		
6.2.1 Electrical Connector Terminology. A-1 6.2.2 Requirements	6,2		
6.2.2 Requirements. A-1 6.3 General Requirements. A-1 6.3.1 Design and Construction A-1 6.3.2 Types. A-1 6.3.3 Fin.1sh. A-1 6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection. A-2 6.3.6 Coupling. A-2 6.3.6.1 Ease of Coupling. A-2 6.3.7 Engagement and Locking. A-2 6.3.8 Polarization of Connector Shells. A-2 6.3.8.1 Pin to Pin Mating Prevention. A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers. A-2 6.3.11 Lanyard Retention A-3 6.3.11.1 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.15 EMI Effectiveness A-3 6.3.15			
6.3			
6.3.1 Design and Construction			
6.3.2 Types A-1 6.3.3 Finish A-1 6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection A-2 6.3.6 Coupling A-2 6.3.6.1 Ease of Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.12.2 Shielding Braid Termination A-3 6.3.12 Shielding Braid Termination A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.15.1 EMP Susceptibility A-4 6.3.15.1 EMP Susceptibility A-4	6.3.1		
6.3.3 Finish			-
6.3.4 Interchangeability and Intermateability A-2 6.3.5 Pin Protection A-2 6.3.6 Coupling A-2 6.3.6.1 Ease of Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.11.2 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.15 EMI Effectiveness A-3 6.3.15 EMF Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.5 Pin Protection. A-2 6.3.6 Coupling. A-2 6.3.6.1 Ease of Coupling. A-2 6.3.7 Engagement and Locking. A-2 6.3.8 Polarization of Connector Shells. A-2 6.3.8.1 Pin to Pin Mating Prevention. A-2 6.3.9 Electrical Continuity. A-2 6.3.10 EMI Grounding Spring Fingers. A-2 6.3.11 Lanyard. A-3 6.3.11.1 Lanyard Retention. A-3 6.3.11.2 Lanyard Release Force. A-3 6.3.12 Shielding Braid Termination. A-3 6.3.13 Water Sealing. A-3 6.3.14 Electrical Contacts. A-3 6.3.14.1 Contact Sizes. A-3 6.3.14.2 Insert Arrangement. A-3 6.3.15.1 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility. A-4 6.3.16 Receptacle Mounting. A-4			
6.3.6 Coupling A-2 6.3.6.1 Ease of Coupling A-2 6.3.7 Engagement and Locking A-2 6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.12.2 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.14.3 Connector Shell Size A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.6.1 Ease of Coupling. A-2 6.3.7 Engagement and Locking. A-2 6.3.8 Polarization of Connector Shells. A-2 6.3.8.1 Pin to Pin Mating Prevention. A-2 6.3.9 Electrical Continuity. A-2 6.3.10 EMI Grounding Spring Fingers. A-2 6.3.11 Lanyard. A-3 6.3.11.1 Lanyard Retention. A-3 6.3.12.2 Shielding Braid Termination. A-3 6.3.12 Shielding Braid Termination. A-3 6.3.14 Electrical Contacts. A-3 6.3.14.1 Contact Sizes. A-3 6.3.14.2 Insert Arrangement. A-3 6.3.15.1 EMI Effectiveness. A-3 6.3.15.1 EMP Susceptibility. A-4 6.3.16 Receptacle Mounting. A-4			
6.3.7 Engagement and Locking. A-2 6.3.8 Polarization of Connector Shells. A-2 6.3.8.1 Pin to Pin Mating Prevention. A-2 6.3.9 Electrical Continuity. A-2 6.3.10 EMI Grounding Spring Fingers. A-2 6.3.11 Lanyard. A-3 6.3.11.1 Lanyard Retention. A-3 6.3.12.2 Lanyard Release Force. A-3 6.3.12 Shielding Braid Termination. A-3 6.3.13 Water Sealing. A-3 6.3.14 Electrical Contacts. A-3 6.3.14.1 Contact Sizes. A-3 6.3.14.2 Insert Arrangement. A-3 6.3.15.1 EMI Effectiveness. A-3 6.3.15.1 EMP Susceptibility. A-4 6.3.16 Receptacle Mounting. A-4			
6.3.8 Polarization of Connector Shells A-2 6.3.8.1 Pin to Pin Mating Prevention A-2 6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.12 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.15.1 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4		Engagement and Locking	_
6.3.8.1 Pin to Pin Mating Prevention. A-2 6.3.9 Electrical Continuity. A-2 6.3.10 EMI Grounding Spring Fingers. A-2 6.3.11 Lanyard. A-3 6.3.11.1 Lanyard Retention. A-3 6.3.12.1 Lanyard Release Force. A-3 6.3.12 Shielding Braid Termination. A-3 6.3.13 Water Sealing. A-3 6.3.14 Electrical Contacts. A-3 6.3.14.1 Contact Sizes. A-3 6.3.14.2 Insert Arrangement. A-3 6.3.14.3 Connector Shell Size. A-3 6.3.15.1 EMP Susceptibility. A-4 6.3.16 Receptacle Mounting. A-4			
6.3.9 Electrical Continuity A-2 6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.12.1 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.14.3 Connector Shell Size A-3 6.3.15 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.10 EMI Grounding Spring Fingers A-2 6.3.11 Lanyard A-3 6.3.11.1 Lanyard Retention A-3 6.3.11.2 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.14.3 Connector Shell Size A-3 6.3.15 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.11 Lanyard			
6.3.11.1 Lanyard Retention A-3 6.3.11.2 Lanyard Release Force A-3 6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.14.3 Connector Shell Size A-3 6.3.15 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.11.2 Lanyard Release Force			
6.3.12 Shielding Braid Termination A-3 6.3.13 Water Sealing A-3 6.3.14 Electrical Contacts A-3 6.3.14.1 Contact Sizes A-3 6.3.14.2 Insert Arrangement A-3 6.3.14.3 Connector Shell Size A-3 6.3.15 EMI Effectiveness A-3 6.3.15.1 EMP Susceptibility A-4 6.3.16 Receptacle Mounting A-4			
6.3.13 Water Sealing			
6.3.14 Electrical Contacts			
6.3.14.1 Contact Sizes </td <td></td> <td>Electrical Contacts</td> <td></td>		Electrical Contacts	
6.3.14.2 Insert Arrangement		Contact Sizes	
6.3.14.3 Connector Shell Size			
6.3.15 EMI Effectiveness		•	
6.3.15.1 EMP Susceptibility			
6.3.16 Receptacle Mounting			
6.3.16.1 Store Mounting			•
		Store Mounting	A-4

The state of the s

APPENDIX A (Continued)

Faragraph		Page
6.3.16.2	Aircraft Mounting	. A-4
6.4	Detailed Requirements	
6.4.1	Materials	. A-4
6.4.1.1	Metals	. A-4
6.4.1.2	Dissimilar Metals and Compatible	
	Couples	. A-4
6.4.1.3	Hydrolytic Stability	
6.4.2	Components	
6.4.2.1	Class F	
6.4.2.2	Fungus Resistant	
6.4.2.3	Nonmagnetic Materials	
6.4.3	Insert Design	
6.4.3.1	Environment Resisting Classes	
6.4.4	Mating Seal	
6.4.5	Shell	
6.4.5.1	Spring Fingers	
6.4.5.2	Jam-Nut Mounting Receptacles	
6.4.6	Lubrication	
6.4.7	Plating	Δ-6
6.4.7.1	Contacts (Crimp)	. A-6
6.4.7.2	Shell and Accessory Hardware	
6.4.8	•	. A-0
0.4.6	Contact Engagement and Separation	. 7
6.4.0	Force	
6.4.9	Thermal Shock	
6.4.10	Coupling Torque	
6.4.11	Durability	
6.4.12	Altitude Immersion	
6.4.13	Insulation Resistance	. A-8
6.4.13.1	Insulation Resistance at Ambient	
	Temperature	. A-8
6.4.13.2	Insulation Resistance at Elevated	
	Temperature	. A~8
6.4.14	Dielectric Withstanding Voltage	. A-8
6.4.15	Insert Retention	
6.4.16	Salt Spray	. A~8
6.4.17	Electrical Engagement	. A~8
6.4.18	External Bending Moment	. A-8
6.4.19	Contact Retention	. A~8
6.4.20	Altitude - Low Temperature	
6.4.21	Vibration	
6.4.22	Shock	. A-9
6.4.23	Shell-to-Shell Conductivity	
6.4.24	Humidity	. A-9
6.4.25	Shell Spring Finger Forces	. A-9
6.4.26	Ozone Exposure	. A-9
6.4.27	Fluid Immersion.	A-9

APPENDIX A (Continued)

Paragraph		Page		
6.4.28 6.4.29 6.4.30 6.4.31 6.4.31.1 6.4.31.2 6.4.32 6.4.33 6.4.34 6.4.35 6.4.35.1 6.4.36	Retention System Fluid Immersion Pin Contact Stability Contact Walkout Power Contacts Temperature Life with Contact Loading Temperature Life Electrolytic Erosion Firewall Coaxial and Fiber Optics Contacts Marking Contact Location Identification Workmanship	A-10 A-10 A-10 A-10 A-10 A-10 A-11 A-11		
	FIGURES			
Figure		Page		
1.	Receptacle, Wall Mount (Crimp) (Pin Insert)	A-12		
2.	Receptacle, Box (Crimp) (Socket Insert)	A-13		
3.	Plug-Straight-Crimp, Pin & Socket	A -14		
4.	Receptacle - Plug, Insert Detail (Style S&P)	A-15		
TABLES				
Table		Page		
ı.	Deleted			
II.	EMI Shielding Effectiveness	A-4		
III.	Contact Engagement and Separation Forces	A-7		
IV.	Coupling Torque	A- 7		
v.	Shell Spring Finger Forces	A- 9		
VI.	Pin Contact Stability	A-10		

1. INTRODUCTION

- 1.1 Scope. This standard establishes the definition for development, application, and control of the electrical interface between stores and their carrying aircraft. It encompasses all aircraft-to-store and store-to-aircraft signal functions, electrical characteristics, and electrical connector components of the interface. It implies, but does not quantify, aircraft/store electrical systems to meet the interface defined herein. It is intended that all aircraft stores which require any electrical interface shall use the same functional interface and the same physical connectors. This document does not include the design of the physical connectors, but has design guides for them. Stores which require a limited subset of the functions will contain the necessary electronics to accept those portions of the functional interface signals required without aircraft hardware modifications. This standard does not imply that all aircraft can carry all stores on all stations. Factors such as physical and mechanical limitations, and electrical power must be considered.
- 1.2 <u>Purpose</u>. The purpose of this interface standard is threefold: (1) Define specific electrical and optical characteristics of power and data signals to be provided at the interface, (2) Provide guidelines for interface connectors, (3) Define the logical portion of the interface which includes the interface message traffic and information coding formats (TBD).
- 1.3 Classification. This standard covers all aircraft stores that require an electrical interface. This coverage encompasses both expendable and non-expendable stores as defined in NATO AAP-6. Non-expendable stores include suspension equipment as defined in NATO AAP-6.
- 1.4 Effectivity Data. Upon date of implementation, this standard is effective with stores and aircraft in concept development stages and all future aircraft and all store development within the classification data provided above.

2. REFERENCED DOCUMENTS

2.1 <u>Issues of Documents</u>. The following documents of the issue in effect on date of invitation for bid or request for proposal form a part of this standard to the extent specified herein. In the event of conflict between the documents referenced herein and the contents of this standard, the contents of this standard shall be considered a superseding requirement.

SPECIFICATIONS

MILITARY: MIL-E-6051 - Electromagnetic Comp Reqmts System

MIL-W-5088 - Wiring, Aerospace Vehicle

MIL-A-8591 - Airborne Stores, Associated Suspension Lugs, and Aircraft Store Interface

(Carriage Phase)

MIL-C-38999 - Connectors, Electrical.

MIL-C-27599 - Connector, Electrical, Minature, Quick Disconnect (For Weapons Systems)

Established Reliability.

STANDARDS

MILITARY: MIL-STD-461 - Electromagnetic Interference Characteristics, Requirements for Equipment.

> MIL-STD-462 - Electromagnetic Interference Characteristics, Measurement of.

MIL-STD-704 - Aircraft Electric Power Characteristics.

MIL-STD-1553 - Aircraft Internal Time Division Command/ Response Multiplex Data Bus.

HANDBOOKS

MILITARY: AFSC DH 1-4 - Electromagnetic Compatibility.

2.2 Other Publications. The following documents form a part of this standard to the extent specified herein. Unless otherwise indicated, the issue in effect on date of invitation for bid or request for proposal shall apply. In the event of conflict between the documents referenced herein and the contents of this standard, the contents of this standard shall be considered a superseding requirement.

EIA STD RS-330 - Electrical Performance Standards for Closed Circuit Television Camera 525/60 Interlaced 2:1.

STANAG 3558 - NATO Standardization Agreement. Location of the Electrical Control Connector for Airborne Armament Stores.

STANAG 3838AA - NATO Standardization Agreement. Aircraft Internal Time Division Command/Response Multiplex Data Bus.

EIA STD RS-343A - Electrical Performance Standard for High Resolution Monochrome Closed Circuit Television Camera.

SYSTEM 2 - Nuclear Digital Interface Requirements.

NATO AAP-6 - NATO Glossary of Terms and Definitions for Military Use.


3. DEFINITIONS

- 3.1 Address. A store location identification, as represented by a five-digit binary number.
- 3.2 <u>Aircraft</u>. For the purpose of the standard, the term aircraft shall be that which serves the function of commanding, scanning, and monitoring bus traffic, and which provides electrical power.
- 3.3 Eur literface Electronics. The electronic module necessary to interface the data bus with the subsystem and the subsystem with the data bus.
- 3.4 EIA. Electronic Industries Association.
- 3.5 EMI. Electromagnetic Interference.
- 3.6 EMC. Electromagnetic Compatibility.
- 3.7 EMP. Electromagnetic Pulse.
- 3.8 GPS. Global Positioning System.
- 3.9 <u>Message</u>. A message is a time sequential transmission of words on the data bus. A message transfer is complete when the command word, data word(s) and the status word(s) have been transmitted. There are three types of messages: (1) Aircraft-to-store, (2) Store-to-aircraft, and (3) Store-to-store.
- 3.10 Electrical Interface. The connectors through which the data signals and power flow between the aircraft and store.
- 3.11 Bit. Contraction of binary digit; may be either 0 (zero) or 1 (one). It is equal to one binary decision or the designation of one of two possible values or states of anything used to store or convey information.
- 3.12 Bit Rate. The number of bits transmitted per second.
- 3.13 <u>Half Duplex</u>. Data transfer in either direction over a single line but not in both directions on that line simultaneously.
- 3.14 Command/Response Mode. Operation of data link in which the store will respond only when commanded by the aircraft.
- 3.15 Asynchronous Operation. An independent clock source in each store which is utilized for the transmission of messages. The received messages shall be decoded using clock information derived from the received signal.
- 3.16 Aircraft/Store Interface. The electrical (connector) interface between the aircraft electrical system and the store electrical umbilical cable.

- 3.17 Byte. Each half of a 16-bit word (8bits) is a byte.
- 3.18 Store. Same as aircraft store in NATO AAP-6, repeated here for convenience. Any device intended for internal or external carriage and mounting on aircraft suspension and release equipment, whether or not the item is intended to be separated in flight from the aircraft. Aircraft stores are classified in two categories as follows:
- a. Expendable store an aircraft store normally separated from the aircraft in flight such as a missile, rocket, bomb, nuclear weapon, torpedo, pyrotechnic device, sonobuoy, signal, underwater sound device, and other similar items.
- b. Non-expendable store an aircraft store which is not normally separated from the aircraft in flight such as a tank (fuel and spray), line-source disseminator, pods (refueling, thrust augmentation, gun, electronic-countermeasure, data link, etc.), target, cargo drop container, drone and other similar items.

NOTE: For the purposes of this standard, non-expendable stores include suspension equipment (racks, adapters, missile launchers, etc). It excludes thrust augmentation devices.

- 3.19 TCP. Time Correlation Pulse.
- 3.20 TBD. To Be Determined.
- 4. GENERAL STATEMENTS OF REQUIREMENTS
- 4.1 Introduction. This standard defines an aircraft-to-store electrical interface in terms of its physical, electrical, and logical elements. The aircraft/store interfacing is accomplished through a maximum of two electrical connectors per store and is defined at the store receptacle disconnect and at the aircraft skin (see Figure 1). This standard addresses only the aircraft-to-store interface, however, it is intended that this standard interfacing concept will also be applied to electrical interfaces between stores (e.g., launcher-to-missile) and will be addressed in further versions of the MIL-STD. In this standard, the interface is categorized and defined in three generic parts: (1) Electrical (voltage, current, resistance, isolation, risetime, etc), (2) Physical (connector characteristics, pin size, mounting, etc), and (3) Logical (information content, protocols, timing, etc) TBD.
- 4.2 Standard Interface System. The standard interface system consists of a composite set of electrical/optical circuits, and specific interface connectors. The signal set is comprised of redundant digital multiplex data buses, coaxial contacts for high bandwidth signals, aircraft AC and DC power, digital address lines, and a limited number of dedicated hardwired discretes. Provisions are included for digital multiplex data transfer over twisted shielded pairs and optionally through fiber optic cable.



Includes SSI/Auxiliary Power Connectors. This electrical interface between stores is presently not defined but will be included in future versions of this standard.

Store can be expendable (1.e. missile, bomb, etc) or non-expendable (rack, pod, etc).

Figure 1. Aircraft/Store Electrical Interface


WAS THE REAL

Interface signals (electrical) are specified in 5.2. Interface connector (physical) requirements and environmental conditions are specified in 5.3 and Appendix A. Information interface (logical) will be specified in 5.4 (TBD)

- 4.2.1 Digital Multiplex Data Buses. The majority of all command, control and status data transfer between the store and the aircraft is performed through redundant digital multiplex data buses as specified in 5.2.1 and described by MIL-STD-1553. Store connection to the aircraft data bus is accomplished using stubbing methods also prescribed in MIL-STD-1553. Data buses are operated by the aircraft in an active standby redundant mode. The aircraft commands the store to perform functions and transmit store status using specially formatted digital messages. The interface defined herein is intended to provide sufficient capacity and performance to satisfy the requirements of all future store types.
- 4.2.2 <u>Aircraft Power</u>. The aircraft supplies DC and AC power to the store interface in accordance with MIL-STD-704. Interface power requirements and exceptions to MIL-STD-704 are specified in 5.2.5.
- 4.2.3 <u>High Bandwidth Signals</u>. Coaxial and fiber optic contacts are provided in the standard interface connector to accommodate high bandwidth (RF, Video, Audio) interface signals. User guidelines for these interface circuits are specified in 5.2.3.
- 4.2.4 Store Address Lines. Dedicated hardwire circuits that provide a unique store address. Detail characteristics of these circuits are specified in 5.2.4.
- 4.3 Store Implications. The interface prescribed by this standard requires that each store contain electronic circuitry necessary to interface the store directly onto the aircraft's digital data bus. This store electronics must be capable of receiving and transmitting digital multiplex data as defined in MIL-STD-1553 and be capable of converting digital data interequired store commands. A functional diagram of representative state circuitry is contained in Figure 2.
- 4.4 Stores Management System Architecture. The air and apable of transmitting and receiving digital multiples are controller as defined in MIL-STD-1553. This standar are commend a particular stores management and a particular stores management and a particular stores management and a particular stores management and a particular stores management and a particular stores management and a prescribe, or recommend to be applicable to a particular stores management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes. Viable schemes found to be a particular store management schemes.

5. DFTA A MAN IN REQUIREMENTS

muction. This section prescribes detail electrical and physical resents for the standard aircraft/store interface. Signal functions, exercical characteristics and connector pin assignments are specified, as



Constant and the property of the second of t

- with conflict

are specify . . . and operating requirements for the standard inter-

entrical Interface Definition. All aircraft electrical interface with allotted stores shall be accomplished through the electrical signal sets contained in Figures 3a and 3b, and defined in Table 1. The particular pin assignment and arrangement for the SSI and Auxiliary Power connectors are provided for identification and traceability purposes only. Definitive signal and connector characteristics will be provided in further versions of this MIL-STD. Also, spare pins, which are required for future growth, are not shown and will be addressed later. Signals supplied by these two connectors are arranged in descending order, starting with high bandwidth signals and ending with structural ground. Five signal types are contained in the interface: (1) High bandwidth signals, (2) Serial digital data buses, (3) Store address lines, (4) Dedicated discrete lines, and (5) High and low aircraft power. Eac's interface line is defined in Table 1 with one line per page. The pages are arranged alphabetically by pin letter(s) for the SSI connector, and by pin number(s) for the Auxiliary Power connector for quick reference. Each signal description follows the standard format defined below:

PIN:

Each interface connector pin in the SSI connector (Figure 3a) is assigned an alphabetic nomenclature beginning with upper case and continuing through the lower case letters. The letters I, O, i, and 1 are not used to avoid possible confusion. In the Auxiliary Power connector (Figure 3b) each pin is assigned a number.

TITLE:

Specifies signal name.

FUNCTION:

Describes the function performed by the signal in

the store or carrier aircraft.

SOURCE:

Indicates the source of the signal (signal trans-

mitter).

DESTINATION:

Indicates the destination of the signal (signal

receiver).

RETURN:

Cross-references the return path for the signal

being described.

CONTACT:

Describes the contact size. It also describes special wire treatment such as twisted pair or

shielding.

CHARACTERISTICS:

Indicates type of signal and specifies signal characteristics such as range, scale factor and polarity or phasing. Except as noted, aircraft power signals are specified to meet MIL-STD-704




Figure 3a - Electrical Signal-Set SSI Connector

87

UMBILICAL




Figure 3b - Electrical Signal Set-Auxiliary Power Connector

standards. Discrete signals are always binary and both voltage and logic states are described.

LOAD:

Specifies the electrical current load requirement. Load or source impedances in the weapon when specified are resistive unless otherwise stated.

REMARKS:

Provides additio _ comments, safety isolation requirements, references and/or other pertinent information.

- 5.2.1 Digital Multiplex Data Bus. The functions of pins F, G, H and J, K, L are to provide stub connections to two dual redundant bidirectional serial digital multiplex buses which shall be used to transfer data between the aircraft and the store. The store shall contain bus interface electronics configured to interface two independent data buses to one set of store subsystem signals. Serial data words and synchronization are combined by means of Manchester biphase coding into one signal transmitted over a shielded, twisted pair of conductors. The following paragraphs specify bus interface requirements that shall be satisfied by both the aircraft and the store. Requirements pertain to both digital buses.
- 5.2.1.1 <u>Data Bus Operation</u>. The information flow on the data buses shall be comprised of messages that are formed by three types of words (command, data, status) as defined in para 4.3 of MIL-STD-1553. The aircraft/store multiplex data buses in their most elemental configuration are shown in Figure 4a, more complex configurations, as illustrated in Figures 4b and 4c, will be defined in further versions of this standard. The data buses shall function asynchronously in a command/response mode with transmission occurring in a half-duplex manner. Sole control of message transmission on the buses shall reside with the aircraft. Data format, content, protocol, and timing for these messages will be completely specified in further versions of this interface standard.
- 5.2.1.1.1 <u>Subaddress/Mode</u>. The subaddress/mode field in the command word illustrated in Figure 3 and paragraph 4.3.3.5.1 of MIL-STD-1553 is hereby defined for application to aircraft/store interfaces.
- 5.2.1.1.1.1 <u>Mode Control</u>. The five bits following the transmit/receive bit shall indicate mode control when the value is 00000 or 11111 as indicated in MIL-STD-1553.
- 1.2.1.1.1.1 Logical Interface Code. When the five bits following the transmit/receive bit are other than 20000 and 11111, they shall be used as Logical Interface Codes in accordance with paragraph 5.4 TBP which will define the logical portion of the standard interface.
- possible modes of information transfer. (1) aircraft-to-store transfer, (2) store-to-aircraft transfer, and (3) store-to-store transfer. These modes will operate as described in Mile-STD-1550, paragraph 4.3.3.6.

ميل الميار اروب




FIGURE 4. Standard interface employment architecture.

- 5.2.1.2 Store on Data Bus. The store shall meet the requirements for a remote terminal as defined in MIL-STD-1553 and shall respond to the aircraft stores management data bus as a remote terminal.
- 5.2.1.3 Aircraft on Data Bus. The aircraft shall be responsible for sending data bus commands, participating in data transfer, receiving status response and monitoring system status as defined for the bus controller in MIL-STD-1553.
- 5.2.1.4 <u>Electrical Interface Requirements</u>. The store shall meet the electrical requirements of a remote terminal interface with a transformer coupled stub as defined in paragraph 4.5.1 of MIL-STD-1553. The aircraft shall meet the electrical interface requirements of a transformer coupled stub as defined in paragraph 4.5.2 of MIL-STD-1553.
- 5.2.1.5 Data Bus Requirements. The requirements for redundant data buses as specified in paragraph 4.6 of MIL-STD-1553 shall apply.
- 5.2.1.6 Electromagnetic Compatibility. The generation of and susceptibility of electromagnetic interference shall be controlled in the store and aircraft. The design shall meet MIL-STD-461, Notice 3 and shall be tested in accordance with MIL-STD-462, Notice 2. The specific susceptibility requirements of MIL-STD-461, Notice 3 listed below shall be included as a minimum.

Electric Field - RS03

Magnetic Field - RS02


- 5.2.2 Fiber Optic Data Bus. The standard interface contains a provision for two fiber optic contacts to accommodate technology advances that are expected to produce DoD approved and sanctioned fiber optic digital data buses for aircraft and stores. Standards have not been established for transmission of serial digital multiplex data over fiber optic data buses. As standards evolve, they will incorporate in part, or in total, into this standard, and will be accommodated in either the physical connector suggested herein, or in a separate physical connector.
- 5.2.3 High Bandwidth Signals. The SSI connector shall contain four coaxial contacts for bidirectional transfer of high bandwidth signals between the sircraft and stores, and a fifth contact for transmission of store audio data. The aircraft (SMS) shall assign, monitor, control, and route these signals to their proper destination. Typical high bandwidth line application includes: video, very high speed digital and analog, and Radio Frequency (RF) signals. When video, Time Correlation Pulse, or RF signals are required, they shall be allocated as follows:
- 5.2.3.1 <u>Video</u>. High Bandwidth Line 1 (and continuing in order of priority through Line 4, if needed) shall be used for the bidirectional transfer of video type signals between the aircraft and stores. The electrical charac-


teristics of the video shall be in accordance with EIA Standard RS-330, with the following exceptions:

- 1. Sync pulse amplitude shall be $.8 \pm .08$ volts.
- 2. Video sensor load impedance shall be 93 ohms, ±10%.
- 3. Signal can be bidirectional.
- 4. Video shall be 525 lines, or 875 lines, in accordance with EIA Standard RS-343A.
- 5.2.3.2 Time Correlation Pulse. TCP signal when required shall be assigned to High Bandwidth Line 3. The function of this circuit is to transfer differential digital target signals from the store. Specific characteristics of the TCP signal are TBD.
- 5.2.3.3 Radio Frequency. RF signals, when required, shall be assigned to High Bandwidth Line 4. Typically, this circuit transfers Global Positioning System (GPS) RF data from the aircraft to the store's navigational subsystem.
- 5.2.4 Store Address Lines. The aircraft shall supply address line outputs (5 interface address lines, 1 parity line, and 1 address line return) to each store interface. A logic "one" shall be an open circuit (\geq 100K ohms DC) referenced to the address line return. A logic "zero" shall be \leq 10 ohms DC referenced to the address line return. Address assignments shall be made such that each store station has a separate and unique address. Each assigned address plus parity shall contain an odd number of "ones".
- 5.2.5 Aircraft Power. Application and control of all power to the store shall reside within the aircraft (normally a function of the stores management system). Aircraft power is specified for both the SSI (Figure 3a) and the Auxiliary Power (Figure 3b) connectors. However, the Auxiliary Power connector shall only be used for unique high power applications (i.e., ECM pods). Not all stores will require or have provisions for handling this power, nor will all aircraft stations be able to supply this high power. The maximum total aircraft power requirements specified by the lineadition, alteraft power shall be applied to the interface for equal to or greater than 100 milliseconds prior to its interface for equal to or greater than store power requirements are specified as torlows:
- 5.2.5.1 DC Power. MIL-STD-704 stail and a with the following exceptions
- 5.2.5.1.1 Voltage. The aircraft share by Lapable of supplying 17 works on the number limitate us leffned on 5.2.0.1.3.
- 2.2.5.1.2 <u>Ner-voltage</u>. The apporate chall provide interface protection against over-voltages in excess of the conver-voltages between 31 to 28 welts shall be limited to 10 mills of also or less. Over-voltages of less can be well as the convertible of the con

- 5.2.5.1.3 <u>Current</u>. The aircraft shall be capable of providing the following current within the voltage limitations defined in 5.2.5.1.1.
- 3.2.3.1.3.1 Power 1, Power 2 and Emergency Jettison Lines. 3 to 10 amperes [max] p r line.
- 5.2.5.1.3.2 Power 3 Lines. 0 to 23 amperes (max) per line.
- 1 2.5.1.1.3 Initial Store Power. O to 1 ampere (max)
- 2.2.2.4 Isolation. Power 1, Power 2, Power 3, Emergency Jettlson, and Initial Store Power lines shall be isolated at the Airctail Interface and controlled independently by the aircraft. Output Achtage per line shall not exceed 1 wilt into a 1 magonm load and 1 milliampere into a short circuit when that the is in the lower Milliampere, and the construction power lines are in outher the Power On or Power Off condition.
- 5.2.5.1.5 Return lines. Power 1, Power 1, and Power 2 small have separate and isolated returns within the interface, however, Initial Store Power Return and Power 1 Return are common. Also, Emergency Lettison Return and Power 2 Return are common.
- 5.2.5.1.6 Rise Time. The rise time for all DC power lines shall not exceed 1 millisecond from 1 volt to 23.75 volts under the conditions stated in 5.2...1.1 and 5.2.5.1.3.
- 5.2.5.2 AC Power. MIL-STD-704 shall apply with the following exceptions:
- 5.2.5.2.1 Voltage. The aircraft shall be capable of supplying lin volta AC, ITED%, 400 Hertz, three-phase, 4 wire, wye connected power within the current limitations defined in 5.2.5.2.3.
- 5.1.5.2.1 Over-voltage. The aircraft shall provide interface protection against over-voltages in excess of TBD volts. Over-voltages between TB, volts and TBD volts shall be limited to TBD malliseconds or less. Over voltages of less than TBD volts shall be limited to TBD seconds.
- current within the voltage limitations defined in Schooling to collaborations
- fill along the grant of the all objects and the transfer
- 1.1. Add: lary Power Andeoton. I to in ampered may the last the last may be shade.
- The SSI and Admiliary Power locker & There is the action of the action of the SSI and Admiliary Power locker to the action of th

- 5.3 Physical Interface Definition. The aircraft/store physical interface consists of the SSI and Auxiliary Power connectors, and the interconnecting umbilical harness. Detailed connector requirements are contained in Appendix A. Specific physical interface characteristics are as follows:
- 5.3.1 <u>Wiring and Cabling</u>. The selection and installation of wiring and cabling as it pertains to the scope of this interface shall be in accordance with MIL-W-5088.
- 5.3.2 Wiring and Shielding Termination and Grounding. The termination of wiring and shielding and the fabrication of cable harnesses, as it affects the integrity of electrical signals through this interface, shall be in accordance with AFSC DH 1-4, Chapter 5, Section 5B, Design Note 5B5, unless otherwise specified herein.
- 5.3.3 Electromagnetic Interference. The cabling and shielding terminating at this interface, as it affects the electrical integrity of the signals, shall meet the requirements of MIL-STD-461, Notice 3, Test Method RS03, 200 volts per meter test level per paragraph 6.19.2. Shielding braid attenuation shall be 65 DB or greater from 14 KHz to 10 GHz.
- 5.3.4 Static Discharge Survival. Static discharge of 500 pf capacitor at ± 20 kilovolts through a 5-kohm resistor to an interface connector shell shall not damage the interface.
- 5.3.5 Environmental Factors. Those components and associated wiring of the aircraft/store configuration which affect the integrity of electrical signals through the interface shall meet the same level of requirements for the environmental envelope as specified for the electrical connector in Appendix A, as applicable.
- 5.3.6 Store Receptacle Connector Orientation and Mounting. Orientation and mounting applies to both the SSI and Auxiliary Power connectors.
- 5.3.6.1 Top Mounting. With the connector positioned such that the longitudinal axis (the axis that traverses the connector from front to back of the connector) is in the vertical plane and the connector face is facing upward, the master keyway shall be in the forward position on the store longitudinal axis (See Figure 5).
- 5.3.6.2 Rear Mounting. With the connector positioned such that the longitudinal axis is in the horizontal plane and the connector face is facing rearward (aft), the master keyway shall be in the up position on the store vertical axis (See Figure 5).
- 5.3.6.3 Mounting Alignment and Integrity. The store receptacle mounting shall be designed to prevent the master keyway from becoming missligned with the predetermined position. The retaining force of the mounting shall be compatible with the lanyard release force.






Ta S. Master Feyway position

17

- 5.3.6.4 Receptacle Position. The location of the receptacle connector shall be in accordance with MIL-A-8591 and NATO Standardization Agreement, STANAC 3558, for lug mounted stores. The location for rail-launched stores is to be determined.
- 5.3.7 Insert Arrangement. The final insert dimensional geometry is to determined through a detailed analysis of signal classes (sensitive, pulse, RF) and the relationship of interference, sensitivity, and temperature loading factors between the respective circuits and 6b depict, in non-dimensional geometry, a nominal tacts for the electrical signal sets contained in the sensitivity. The connector shell size is a function of the first diameter. It is estimated that this shell size is a function of the first diameter.
- 5.3.8 Exposed Releptance coupling after unwill a store design shall incorporate feature coupling after the store design shall incorporate to coupling after the store design shall be same level.

. This section of the standard defines ... structured data transfer procedure which is consistent with the transfer procedure which is consistent with the transfer forth in the digital command/response, time division Fig. 1, lexing standard (MIL-STD-1553), and provides for standardization of information transfer (logical interface) across the aircraft/store interface. Included will be interface message traffic and information coding format. Details of this portion of the standard are TBD.



- 1. Refer to Table 1 for pin
- 2. This pin arrangement is for illustrative purposes only.
- 3. Spare pins are not shown.

16 20

Figure 6a. SSI Connector - insert arrangement




Figure 6b. Auxiliary Power Connector - insert arrangement

-

TABLE 1

ELECTRICAL SIGNAL SETS

SSI CONNECTOR

AUXILIARY POWER CONNECTOR

TABLE 1. Electrical Signal Set - SSI Connector.

PIN:

Δ

TITLE:

High Bandwidth Line 1

FUNCTION:

Provide signal path for video or any high bandwidth

SOURCE:

Aircraft/Store

DESTINATION:

Aircraft/Store

RETURN:

Coaxial shield

CONTACT:

Size 12 coaxial

CHARACTERISTICS:

Type of signal: Video or any high bandwidth

LOAD:

See remarks

REMARKS:

This line can be used to carry video or any high bandwidth signals between aircraft and store. The exact function of this line shall be determined by the type of store being carried and shall be controlled by the aircraft stores management system. When used for video, parameters shall be in accordance with EIA Standard RS-330 with the following exceptions:

- 1. α (sync pulse amplitude) will be .8 \pm .08 volts.
- The standard load impedance of the video sensor shall be 93 ohms - 10 percent.
- 3. Video shall be 525 lines, or 875 lines in accordance with EIA Standard RS-343A

PIN:

B

TITLE:

High Bandwidth Line 2

FUNCTION:

Provide signal path for video or any high bandwidth

signal to/from aircraft/store.

SOURCE:

Aircraft/Store

DESTINATION:

Aircraft/Store

RETURN:

Coaxial shield

CONTACT:

Size 12 coaxial

CHARACTERISTICS:

Type of signal: Video or any high bandwidth

LOAD:

See remarks

REMARKS:

This line can be used to carry video or any high bandwidth signals between aircraft and store. The exact function of this line shall be determined by the type of store being carried and shall be controlled by the aircraft stores management system. When used for video, parameters shall be in accordance with EIA Standard RS-330 with the following exceptions:

- 1. α (sync pulse amplitude) will be .8 $^+$.08 volts.
- 2. The standard load impedance of the video sensor shall be 93 ohms ± 10 percent.
- 3. Video shall be 525 lines, or 875 lines in accordance with EIA Standard RS-343A.

PIN:

С

TITLE:

High Bandwidth Line 3

FUNCTION:

Provide signal path for video or any high bandwidth

SOURCE:

Aircraft/Store

DESTINATION:

Aircraft/Store

RETURN:

Coaxial shield

CONTACT:

Size 12 coaxial

CHARACTERISTICS:

Type of signal: Video or any high bandwidth

LOAD:

See remarks

REMARKS:

This line can be used to carry video or any high bandwidth signals between aircraft and store. The exact function of this line shall be determined by the type of store being carried and shall be controlled by the aircraft stores management system. When used for video, parameters shall be in accordance with EIA Standard RS-330 with the following exceptions;

- 1. α (sync pulse amplitude) will be .8 $^{\pm}$.08 volts.
- 2. The standard load impedance of the video sensor shall be 93 ohms ± 10 percent.
- 3. Video shall be 525 lines, or 875 lines in accordance with EIA Standard RS-343A.

PIN:

ח

TITLE:

High Bandwidth Line 4

FUNCTION:

Provide signal path for video or any high bandwidth

signal to/from aircraft/store.

SOURCE:

Aircraft/Store

DESTINATION:

Aircraft/Store

RETURN:

Coaxial shield

CONTACT:

Size 12 coaxial

CHARACTERISTICS:

Type of signal: Video or any high bandwidth

LOAD:

See remarks

REMARKS:

This line can be used to carry video or any high bandwidth signals between aircraft and store. The exact function of this line shall be determined by the type of store being carried and shall be controlled by the aircraft stores management system. When used for video, parameters shall be in accordance with EIA Standard RS-330 with the following exceptions:

- 1. α (sync pulse amplitude) will be .8 $\stackrel{+}{-}$.08 volts.
- 2. The standard load impedance of the video sensor shall be 93 ohms ± 10 percent.
- 3. Video shall be 525 lines, or 875 lines in accordance with EIA Standard RS-343A.

· WESTERS .

PIN:

E

TITLE:

Store Audio

FUNCTION:

Target presence and lock-on indicator to pilot

SOURCE:

Store

DESTINATION:

Aircraft

RETURN:

Power 1 Return, pin H

CONTACT:

Size 20

CHARACTERISTICS:

400 to 2000 Hertz amplitude modulated carrier.

Zero to 30 volts RMS

LOAD:

10K - 20K ohms

REMARKS:

Store audio output to indicate target presence

and/or lock-on.

PIN:

F

TITLE:

Dat Bus A(+)

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Bus interface electronics in store

RETURN:

Data Bus A(-), pin G

CONTACT:

Size 20

CHARACTERISTICS:

Bidirectional signal, Manchester biphase IAW MIL-STD-

1553

LOAD:

To be determined

REMARKS:

See 5.2.1. Part of a 2-wire twisted shielded cable. Shield carried through connector. Reference pins

G and H.

PIN:

G

TITLE:

Data Bus A(-)

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Bus interface electronics in store

RETURN:

Data Bus A(+), pin F

CONTACT:

Size 20

CHARACTERISTICS:

Bidirectional signal, Manchester biphase IAW MIL-STD-

1553

LOAD:

To be determined

REMARKS:

See 5.2.1. Part of a 2-wire twisted shielded cable. Shield carried through connector. Reference pins

F and H

PIN:

H

TITLE:

Bus A Shield

FUNCTION:

Protects Data Bus A from spurious signals

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Not applicable

CONTACT:

Size 20

CHARACTERISTICS:

Multiplex data shield 0 VDC

LOAD:

Not applicable

REMARKS:

Part of a 2-wire twisted shielded cable. Reference

pins F and G

PIN:

J

TITLE:

Data Bus(+)

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Bus interface electronics in store

RETURN:

Data Bus B(-), pin K

CONTACT:

Size 20

CHARACTERISTICS:

Bidirectional signal, Manchester biphase IAW MIL-STD-

1553

LOAD:

To be determined

REMARKS:

See 5.2.1. Part of a 2-wire twisted shielded cable. Shield carried through connector. Reference pins

K and L

PIN:

K

TITLE:

Data Bus B(-)

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Bus interface electronics in store

RETURN:

Data Bus B(+), pin J

CONTACT:

Size 20

CHARACTERISTICS:

Bidirectional signal, Manchester biphase IAW MIL-STD-

1553

LOAD:

To be determined

REMARKS:

See 5.2.1. Part of a 2-wire twisted shielded cable.

Shield carried through connector. Reference pins

J and L

PIN:

L

TITLE:

Bus B Shield

FUNCTION:

Protects Data Bus B from spurious signals

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Not applicable

CONTACT:

Size 20

CHARACTERISTICS:

Multiple data shield O VDC

LOAD:

Not applicable

REMARKS:

Part of a 2-wire twisted shielded cable. Reference

pins J and K

PIN:

М

TITLE:

Fiber Optic Data Bus A

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Not applicable

CONTACT:

Size 12 contact for fiber optic cable

CHARACTERISTICS:

To be determined

LOAD:

Not applicable

REMARKS:

Growth provision for standard interface

This pin will not be used until fiber optic communications techniques are further developed.

Fiber optic communication may take place through

a separate advanced interface connector.

- warranter

PIN:

N

TITLE:

Fiber Optic Data Bus B

FUNCTION:

Transmits serial digital multiplex command, control, and status data between the aircraft

and the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Not applicable

CONTACT:

Size 12 contact for fiber optic cable

CHARACTERISTICS:

To be determined

LOAD:

Not applicable

REMARKS:

Growth provision for standard interface

This pin will not be used until fiber optic communications techniques are further developed.

Fiber optic communication may take place through

a separate advanced interface connector.

PIN:

TITLE: Address Line 1 (most significant bit - MSB)

FUNCTION: Transmits store digital data bus identification

address bit from aircraft to bus interface

electronic system

SOURCE: Aircraft stores management system

DESTINATION: Bus interface electronics in store

RETURN: Address, Return Pin W

CONTACT: Size 20

CHARACTERISTICS: Logic 1 = Open Circuit (≥100 K ohms)

Logic 0 = Short Circuit connected to Pin W

(≤ 10 ohms)

LOAD: Not applicable

REMARKS Reference pins R, S, T, U, V, and W

ARCHINO -

PIN:

R

TITLE:

Address Line 2 (MSB-1)

FUNCTION:

Transmits store digital data bus identification

address bit from aircraft to bus interface

electronic system

SOURCE:

Aircraft stores management system

DESTINATION:

Bus interface electronics in store

RETURN:

Address, Return Pin W

CONTACT:

Size 20

CHARACTERISTICS:

Logic 1 = Open Circuit (≥ 100 K ohms)

Logic 0 = Short-Circuit connected to Pin W

 $(\leq 10 \text{ ohms})$

LOAD:

Not applicable

REMARKS:

Reference pins P, S, T, U, V, and W

PIN:

TITLE: Address Line 3 (MSB-2)

FUNCTION: Transmits store digital data bus identification

address bit from aircraft to bus interface

electronic system

SOURCE: Aircraft stores management system

DESTINATION: Bus interface electronics in store

RETURN: Address, Return Pin W

CONTACT: Size 20

CHARACTERISTICS: Logic 1 = Open Circuit (≥100 K ohms)

Logic 0 = Short Circuit connected to Pin W

(≤ 10 ohms

LOAD: Not applicable

REMARKS: Reference pins P, R, T, U, V, and W

-

PIN:

TITLE: Address Line 4 (MSB-4)

T

FUNCTION: Transmits store digital data bus identification

address bit from aircraft to bus interface

electronic system

SOURCE: Aircraft stores management system

DESTINATION: Store/bus interface electronics

RETURN: Address, Return Pin W

CONTACT: Size 20

CHARACTERISTICS: Logic 1 = Open Circuit (≥ 100 K ohms)

Logic 0 = Short Circuit connected to Pin W

 $(\leq 10 \text{ ohms})$

LOAD: Not applicable

REMARKS: Reference pins P, R. S, U, V, and W

PIN:

U

TITLE:

Address Line 5 (least significant bit - LSB)

FUNCTION:

Transmits store digital data bus identification

address bit from aircraft to bus interface

electronic system

SOURCE:

Aircraft stores management system

DESTINATION:

Bus interface electronics in store

RETURN:

Address, Return Pin W

CONTACT:

Size 20

CHARACTERISTICS:

Logic 1 = Open Circuit (≥ 100 K ohms)

Logic 0 = Short Circuit connected to Pin W

 $(\leq 10 \text{ ohms})$

LOAD:

Not applicable

REMARKS:

Reference pins P, R. S, T, V, and W

PIN:

V

TITLE:

Parity Line

FUNCTION:

Provides store digital data bus identification address parity bit from aircraft to bus interface

electronics system

SOURCE:

Aircraft stores management system

DESTINATION:

Bus interface electronics in store

RETURN:

Address, Return Pin W

CONTACT:

Size 20

CHARACTERISTICS:

Logic 1 = Open Circuit (≥ 100 K ohms

Logic 0 = Short Circuit (≤ 10 ohms connected to

Pin Y)

REMARKS:

Reference pins P, R, S, T, U, and W. This line will be set to a logical 1 when the sum of the bits on the 5 address lines is even. This line will be set to a logical 0 when the sum of the bits on the other 5

address lines is odd (ODD PARITY).

PIN:

W

TITLE:

Address Line Return

FUNCTION:

Provide a return path between aircraft and bus

interface electronics for the address lines.

SOURCE:

Store

DESTINATION:

Bus interface electronics in store

RETURN:

Not applicable

CONTACT:

Size 20

CHARACTERISTICS:

LOAD:

Not applicable

REMARKS:

Reference pins P, R, S, T, U, and V. This line is the address return for the address lines. It shall be isolated from ground and not connected to store

structure.

PIN:

X

TITLE:

Emergency Jettison

FUNCTION:

Operates from aircraft emergency jettison bus. Provides mechanically and electrically isolated

jettison signal to store interface

SOURCE:

Aircraft emergency jettison controller

DESTINATION:

Store jettison activator system

RETURN:

Power 2 Rtn, pin j

CONTACT:

Size 16

CHARACTERISTICS:

Discrete signal

28 VDC: Jettison store order

Open:

Jettison not ordered

LOAD:

Maximum current is 10 amperes

REMARKS:

High-priority aircraft command. Requires

dedicated hardwire circuit

PINS:

Y, Z

TITLE:

Store Present Interlock

FUNCTION:

Indicates store-present/store-gone status to

aircraft

SOURCE:

Aircraft (store-present indication), pin Y

DESTINATION:

Store

RETURN:

Aircraft, pin Z

CONTACT:

Size 20

CHARACTERISTICS:

Pin Y to pin Z shortened indicates store present (≤ 10 ohms)

Pin Y to pin Z open indicates store gone (≥ 100 K ohms)

LOAD:

Not applicable

REMARKS:

Positive store disconnect/release indicator to

aircraft. See figure 3a.

PIN:

а

TITLE:

115 VAC 400 HZ PHASE A

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 VAC 400 HZ RTN, pin d

CONTACT:

Size 16

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hertz, Phase A,

4-wire, wye-connected power

LOAD:

Maximum sustained current is 10 amperes

REMARKS:

Aircraft power shall be in accordance with MIL-STD-

704. The aircraft shall provide interface fault

protection. Reference pins b, c, and d

PIN:

Ъ

TITLE:

115 VAC 400 HZ PHASE B

FUNCTION:

Provides one phase of the 115 volt, 400 hertz

ac power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 VAC 400 HZ RTN, pin d

CONTACT:

Size 16

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hertz, Phase B,

4-wire, wye-connected power

LOAD:

Maximum sustained current is 10 amperes

REMARKS:

This power shall be in accordance with MIL-STD-704.

The aircraft shall provide interface fault protec-

tion. Reference pins a, c, and d

PIN:

С

TITLE:

115 VAC 400 HZ PHASE C

FUNCTION:

Provides one phase of the 115 volt, 400 hertz,

power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 VAC 400 HZ RTN, pin d

CONTACT:

Size 16

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hertz, Phase C

4-wire, wye-connected power

LOAD:

Maximum sustained current is 10 amperes

REMARKS:

This power shall be in accordance with MIL-STD-704.

The aircraft shall provide interface fault protec-

tion. Reference pins a, b, and d

THE STATE OF

PIN:

d

TITLE:

115 VAC 400 HZ RTN

FUNCTION:

Provides a neutral and a return path for unbalanced loads connected to the 115 VAC, 400 hertz, three-phase four-wire, wye-connected power supplied by

the aircraft

SOURCE:

Store

DESTINATION:

Aircraft

RETURN:

This is the ac power return signal

CONTACT:

Size 16

CHARACTERISTICS:

Power Signal: Neutral-O VAC

LOAD:

Not applicable

REMARKS:

Phases A, B, and C are nominally 120 degrees out of phase with each other; therefore, the current in the neutral wire (return) is not equal to the simple sum of the maximum phase currents. Reference

pins a, b, and c

PIN:

0

TITLE:

Initial Store Power

FUNCTION:

Activates bus interface electronic system in store to enable store operation on aircraft

digital data buses

SOURCE:

Aircraft 28 VDC power bus

DESTINATION:

Bus interface electronic system in store

RETURN:

POWER 1 RTN, pin h

CONTACT:

Size 20

CHARACTERISTICS:

+28 VDC (nominal) applied when store electrical

bus interface activation is required

LOAD:

1.00 ampere maximum

REMARKS:

Power shall be supplied per MIL-STD-704

· vir sullo

2.8. f

2.0 VDC POWER 1

FUNCTION: 2 Spring continuous 28 VDC aircraft power to

the score

SOURCE: Aircraft

DESTINATION: Store

RETURN: POWER 1 RTW, pin h

CONTACT: Size 16

CHARACTERISTICS: 28 VDC power

LOAD: Maximum sustained current is 10 amperes

REMARKS: The 28 VDC power shall be in accordance with MIL-STD-

704 except that the aircraft shall be capable of supplying 22 VDC minimum to the interface at the above specified current level. The aircraft shall

provide interface fault protection

PIN:

R

TITLE:

28 VDC POWER 2

FUNCTION:

Supplies continuous 28 VDC aircraft power to the

store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

POWER 2 RTN, pin j

CONTACT:

Size 16

CHARACTERISTICS:

28 VDC power

LOAD:

Maximum sustained current is 10 amperes

REMARKS:

The 28 VDC power shall be in accordance with MIL-STD-704 except that the aircraft shall be capable of supplying 22 VDC minimum to the interface at the above specified current level. The aircraft

shall provide interface fault protection

PIN:

h

TITLE:

POWER 1 RTN

FUNCTION:

Provides a return path between the aircraft and

store for 28 VDC Power 1

SOURCE:

Aircraft and store

DESTINATION:

Store and aircraft

RETURN:

No applicable

CONTACT:

Size 16

CHARACTERISTICS:

O VDC power

LOAD:

Maximum sustained current in the ground return line

is 11 amperes

REMARKS:

Shall be isolated from ground and not connected

to weapon structure. Reference pins E and e

PIN:

j

TITLE:

POWER 2 RTN

FUNCTION:

Provides a return path between the aircraft and

store for 28 VDC Power 2

SOURCE:

Aircraft and store

DESTINATION:

Store and aircraft

RETURN:

Not applicable

CONTACT:

Size 16

CHARACTERISTICS:

0 VDC power

LOAD:

Maximum sustained current in the ground return

line is 10 amperes

REMARKS:

Shall be isolated from ground and not connected

to structure in weapon. Reference pins x and g

PIN:

k

TITLE:

Structure Ground

FUNCTION:

Provides ground safety interconnect between

aircraft and store structure ground

SOURCE:

Aircraft frame ground

DESTINATION:

Store frame ground

RETURN:

Not applicable

CONTACT:

Size 16

CHARACTERISTICS:

O VDC

LOAD:

Not applicable

REMARKS:

Shall not be used for signal or power return

path

PIN:

1

TITLE:

115 VAC 400 Hz PHASE A

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 volt 400 Hz RTN, pin 7 and 8

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hz, Phase A

4 - wire, wye-connected power

LOAD:

Maximum sustained current is 23 amperes.

REMARKS:

Aircraft power shall be in accordance with MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of phase A. Reference

pins 1 through 8.

PIN:

TITLE: 115 VAC 400 Hz PHASE A

FUNCTION: Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE: Aircraft

DESTINATION: Store

RETURN: 115 volt 400 Hz RTN, pin 7 and 8

CONTACT: Size 12

CHARACTERISTICS: Power Signal: 115 VAC, 400 Hz, Phase A,

4 - wire, wye-connected power

LOAD: Maximum sustained current is 23 amperes.

REMARKS: Aircraft power shall be in accordance with

MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of phase A. Reference

pins 1 through 8.

was said to

PIN:

3

TITLE:

115 VAC 400 Hz PHASE B

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 volt 400 Hz RTN, pin 7 and 8

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hz, Phase A,

4 - wire, wye-connected power

LOAD:

Maximum sustained current is 23 amperes.

REMARKS:

Aircraft power shall be in accordance with MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of phase B. Reference

PIN:

4

TITLE:

115 VAC 400 Hz PHASE B

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz.

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 volt 400 Hz RTN, pin 7 and 8

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hz, Phase A,

4 - wire, wye-connected power

LOAD:

Maximum sustained current is 23 amperes.

REMARKS:

Aircraft power shall be in accordance with MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of phase B. Reference

PIN:

5

TITLE:

115 VAC 400 Hz PHASE C

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 volt 400 Hz RTN, pin 7 and 8

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hz, Phase A,

4 - wire, wye-connected power

LOAD:

Maximum sustained current is 23 amperes.

REMARKS:

Aircraft power shall be in accordance with MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of phase C. Reference

PIN:

6

TITLE:

115 VAC 400 Hz PHASE C

FUNCTION:

Provides one phase of the 115 volt, 400 Hertz,

AC power to the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

115 volt 400 Hz RTN, pin 7 and 8

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: 115 VAC, 400 Hz, Phase A

4 - wire, wye-connected power

LOAD:

Maximum sustained current is 23 amperes.

REMARKS:

Aircraft power shall be in accordance with MIL-STD-704. The aircraft shall provide interface fault protection. This pin supplies half of the available power of Phase C. Reference

PIN:

7

TITLE:

115 VAC 400 Hz RTN

FUNCTION:

Provides a neutral and a return path for unbalanced loads connected to the 115 VAC, 400 Hertz, three-phase four wire, wye-connected power supplied by the aircraft

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

This is the AC power return signal

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: Neutral - 0 VAC

LOAD:

Not applicable

REMARKS:

Phases A, B and C are nominally 120 degrees out of phase with each other; therefore, the current in the neutral wire (return) is not equal to the simple sum of the maximum phase currents. This pin is half of the return line.

Reference pins 1 through 8.

PIN:

8

TITLE:

115 VAC 400 Hz RTN

FUNCTION:

Provides a neutral and a return path for unbalanced loads connected to the 115 VAC, 400 Hertz, three-phase four wire, wye-connected power supplied by the aircraft

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

This is the AC power return signal

CONTACT:

Size 12

CHARACTERISTICS:

Power Signal: Neutral - 0 VAC

LOAD:

Not applicable

REMARKS:

Phases A, B and C are nominally 120 degrees out of phase with each other; therefore, the current in the neutral wire (return) is not equal to the simple sum of the maximum phase currents. This pin is half of the return line. Reference pins 1 through 8.

PIN:

Q

TITLE:

28 VDC POWER BUS C

FUNCTION:

Supplies continuous 28 VDC aircraft power to

the store.

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Power return, pins 11 and 12

CONTACT:

Size 12

CHARACTERISTICS:

28 VDC power

LOAD:

Maximum sustained current is 23 amperes

REMARKS:

The 28 VDC power shall be in accordance with MIL-STD-704 except that the aircraft shall be capable of supplying 22 VDC minimum to the interface at the above specified level. The aircraft shall provide interface fault protection. This pin is half of the DC lines. Reference pins 9

through 12.

PIN:

10

TITLE:

28 VDC POWER BUS C

FUNCTION:

Supplies continuous 28 VDC aircraft power to

the store

SOURCE:

Aircraft

DESTINATION:

Store

RETURN:

Power return, pins 11 and 12

CONTACT:

Size 12

CHARACTERISTICS:

28 VDC power

LOAD:

Maximum sustained current is 23 amperes

REMARKS:

The 28 VDC power shall be in accordance with MIL-STD-704 except that the aircraft shall be capable of supplying 22 VDC minimum to the interface at the above specified level. The aircraft shall provide interface fault protection. This pin is half of the DC lines. Reference pins 9

through 12.

PIN:

11

TITLE:

POWER RETURN C

FUNCTION:

Provides a return path between the aircraft

and store for 28 VDC Power Bus C

SOURCE:

Store

DESTINATION:

Aircraft

RETURN:

This is a DC power return line

CONTACT:

Size 12

CHARACTERISTICS

0 VDC power

LOAD:

Maximum sustained current in the ground return

line is 23 amperes.

REMARKS:

Shall be isolated from ground and not connected to structure in weapon. This pin is one half of the DC return lines. Reference pins 9 through

12.

2.1N: 12

POWER RETURN C

PONCTION: Provides a return path between the aircraft

and store for 28 VDC Power Bus C

SOURCE: Store

DESTINATION: Aircraft

RETURN: This is a DC power return line

CONTACT: Size 12

CHARACTERISTICS: 0 VDC power

LOAD: Maximum sustained current in the ground return

line is 23 amperes.

REMARKS: Shall be isolated from ground and not connected

to structure in weapon. This pin is one half of the DC return lines. Reference pins 9 through

12.

H- --

APPENDIX A

6. ELECTRICAL CONNECTOR REQUIREMENTS

6.1 Introduction. This section prescribes detail electrical connector physical requirements for the standard aircraft/store interface. Specific physical and operating requirements for the standard interface connector are given. The following requirements shall be in accordance with MIL-C-38999, or subsequent revisions. The following material has been reproduced from MIL-C-38999 to minimize the need for additional documents to obtain the requirements. This material applies to Series IV connectors only. Requirements not specific to MIL-C-38999 are also presented (where possible) which indicate a reasonable alternative to a design in preference to nothing at all or a "to be determined". The underlined paragraph number, e.g. 4.8.2, is the appropriate test paragraph of MIL-C-38999 and the parenthetical number (3.5.6) is the requirement paragraph of MIL-C-38999.

6.2 Definitions.

- 6.2.1 <u>Electrical Connector Terminology</u>. See Section 3 of MIL-STD-1353 for standard electrical connector terminology definitions.
- 6.2.2 Requirements. Requirements described in the following sections are of two types. The first, Section 6.3 (General) are written in general terms to address major connector characteristics definitely required for the standard interface applications. Characteristic descriptions have been derived from known technology capabilities and/or an analysis of necessary connector features. The second type, contained in 6.4 (Detailed), and referenced to MIL-C-38999, are considered to be a boiler plate requirements applicable to and contained in all airborne connector specifications. The standard is not intended to form a basis for the formulation of revisions to existing specifications.

6.3 General Requirements.

6.3.1 Design and Construction. (3.4) Connectors and accessories shall be designed and constructed to withstand normal handling incident to installation and maintenance in service. Connector receptacle interchangeability control dimensions and accessory interface dimensions shall be as specified on Figure 1. All accessories (plugs) designed to be used with MIL-C-38999 connectors must conform to Figure 2.

6.3.2 Types.

- a. Receptacle, aircraft shall contain socket contacts.
- b. Plug, aircraft umbilical to store shall contain socket contacts.
- 6.3.3 Finish. The finish shall be electroless nickle coating (conductive) -65° C to $+200^{\circ}$ C, followed by cadmium plate 0.0001 inch (0.003mm) minimum in accordance with QQ-P-416. Type II.

- 6.3.4 Interchangeability and Intermateability. The connectors (Figures 1. 2 and 3) shall be completely interchangeable and intermateable from all vendor sources and production runs. (3.5) All connectors having the same part number shall be completely interchangeable with each other with respect to installation and performance.
- 6.3.5 Pin Protection. The receptacle connector shall be designed to prevent the plug shell from contacting the receptacle pins under any conditions of mating. This design is commonly referred to as "scoop proof".
- 6.3.6 Coupling. Connectors shall be coupled to counterpart connectors by means of a breech mechanism (Series IV). The mechanism shall include a means of maintaining the mated connector in full engagement. The coupling ring shall be knurled or fluted to facilitate coupling and shall be captivated. The coupling nuts of all connectors shall have a blue color band in accordance with EIA RS-359, indicating a rear release contact retention system.
- 6.3.6.1 <u>Ease of Coupling</u>. (3.4.6.1) Counterpart connectors of any arrangement shall be capable of being fully coupled and uncoupled in a normal and accessible location without the use of tools.
- 6.3.7 Engagement and Locking. Counterpart connectors shall be capable of full engagement and disengagement without the use of tools. Engagement of connectors shall be defined as mated insert faces. For Series IV, complete coupling shall be accomplished by approximately 90° clockwise rotation of the coupling nut, and shall incorporate a positive detent action at both the mated and unmated position, providing an audible and tactile indication of complete coupling, as well as an anti-decoupling force. A red band shall be located on the plug so as to be visible when unmated and fully covered when completely mated.
- 6.3.8 Polarization of Connector Shells. (3.4.6.3) Polarization of connector shells shall be accomplished by means of five integral keys and suitable matching keyways on the counterpart (See Figures 1 and 2). Polarization shall be accomplished before initial engagement of the coupling ring. During axial engagement, pins shall not touch sockets or the insert face until polarization has been achieved.
- 6.3.8.1 Pin to Pin Mating Prevention (Series IV only). Series connectors shall be provided with key keyway widths arranged so as to prevent a plug with pin contacts frc. ing mated with a receptacle with pin contacts.
- 6.3.9 Electrical Cc. nuity. The connectors shall be designed to provide positive electrical continuity between mated shells prior to contact engagement.
- 6.3.10 Electromagnetic Interface (EMI) Grounding Spring Fingers. EMI grounding spring fingers shall be provided and shall be designed in a manner which will ensure proper engagement of the mating shells and provide electrical contact.

- 6.3.11 Lanyard. The lanyard shall be mounted to the plug connector (aircraft-to-store 6.3.2.6) such that rotation of the connector for engagement will not shorten the effective length of the lanyard. The design of the lanyard to connector attaching feature shall provide for attaching and removing lanyard cables using the normal compliment of standard shop tools. Design of the lanyard to connector attaching feature shall ensure total integrity of the connector to meet the required lanyard retention force.
- 6.3.11.1 Lanyard Retention. The lanyard, including all hardware and joints, shall withstand an axial tensile force of 150 pounds minimum.
- 6.3.11.2 <u>Lanyard Release Force</u>. The lanyard release force shall be no less than 20 pounds and no more than 40 pounds. Direction of lanyard pull shall be at any angle within 30 degrees of the connector longitudinal axis.
- 6.3.12 Shielding Braid Termination. The plug connector backshell shall provide for shielding braid termination to allow integral bounding of cable envelop shielding to the connector.
- 6.3.13 <u>Water Sealing</u>. The plug connector backshell shall be designed to ensure complete sealing from entrance of water. A suitable quality assurance test shall be specified to encompass the aircraft/store operational environment.
- 6.3.14 <u>Electrical Contacts</u>. The following contact types shall be provided as specified, in MIL-C-39029A, or from vendor sources as applicable. The range of size within the types specified shall be compatible with the cavity size in the insert specified for this standard. Contact types of one size shall be completely interchangeable and intermateable within the cavity.
 - a. Power Contacts shielded and unshielded, crimp removable.
 - b. Coaxial Contacts
 - c. Fiber Optics
- 6.3.14.1 Contact Sizes. See Table 1, MIL-STD-1760.
- 6.3.14.2 Insert Arrangement. TBD
- 6.3.14.3 Connector Shell Size. A size 25 connector shell shall be used for the insert of 6.3.14.2.
- 6.3.15 Electromagnetic Interference Effectiveness. Unless otherwise stated herein, MIL-STD-461 of current issue, will apply. When tested as specified in paragraph 4.7.27 of MIL-C-38999 of current issue, the EMI shielding effectiveness of mated shells shall not be less than that specified in Table I.

TABLE II. EMI Shielding Effectiveness (Class W)

Frequency MHz	Leakage Attenuation db minimum		
.014-100	90		
100	90		
200	85		
300	83		
400	81		
800	76		
1,000	75		
1,500	69		
2,000	65		
3,000	61		
4,000	58		
6,000	55		
10,000	50		

- 6.3.15.1 Electromagnetic Pulse (EMP) Susceptibility. To be determined.
- 6.3.16 Receptacle Mounting. The most common mounting designs are flange and jam nut.
- 6.3.16.1 Store Mounting. The type of receptacle mounting design is optional. The type of mounting used shall have a structural strength competible with the lanyard release force. The type mounting shall be sufficiently rigid to prevent the receptacle turning from a predetermined fixed master polarization key position.
- 6.3.16.2 <u>Aircraft Mounting</u>. The type of receptacle mounting design shall be a flange. The type mounting shall be sufficiently rigid to prevent the receptacle turning from a predetermined fixed master polarization key position.
- 6.4 Detailed Requirements.
- 6.4.1 Materials. (3.3)
- 6.4.1.1 Metals. Metals shall be of a corrosion-resistant type or shall be plated or treated to resist corrosion.
- 6.4.1.2 Dissimilar Metals and Compatible Couples. When dissimilar metals are used in intimate contact with each other, protection against electrolysis and corrosion shall be provided. The use of dissimilar metals in contact, which tend toward active electrolytic corrosion, (particularly brass, copper, or steel used in contact with aluminum or aluminum alloy) is not acceptable. However metal plating or metal spraying of dissimilar-base metals to provide similar or suitable abutting surface is permitted. The use of dissimilar metals separated by a suitable insulating material is also permitted. Dissimilar metals and compatible couples are defined in requirement 16 of MIL-STD-454.

- 6.4.1.3 Hydrolytic Stability. (3.3.1.2) All nonmetallic material shall be selected to meet the hydrolytic revision resistance requirements specified in requirement 47 of MIL-STD-454.
- 6.4.2 Components. (3.3.2) Material for specific components of the connector shall be as follows:

6.4.2.1 Class F. (3.3.2.1)

- a. Shell impact extruded or machined aluminum alloy.
- b. Coupling ring, jam nut, and potting ring machined aluminum alloy.
- Insert (molded) reinforced epoxy resin or other suitable rigid dielectric material.
- d. Spring fingers heat treated beryllium copper or corrosionresistant steel.
- e. Filler compound RTV silicone conforming to MIL-A-46146.
- f. Gaskets, grommet, and interface seals silicone or fluorocarbon elastomer.
- 6.4.2.2 <u>Fungus Resistant</u>. (3.3.3) Material used in the construction of these connectors shall be fungus inert in accordance with requirement 4 of MIL-STD-454.
- 6.4.2.3 Nonmagnetic Materials. (3.3.4) The relative permeability of the connector assembly shall be less than 2.0 when measured with an indicator conforming to MIL-I-17214.

6.4.3 Insert Design. (3.4.2)

- 6.4.3.1 Environment Resisting Classes. (3.4.2.1) The entire insert and wire sealing or wire supporting member of the environment resisting assemblies shall be essentially one integral part, designed to provide suitable sealing and support around the wires and be nonremoval. The rigid dielectric shall be one integral piece. The design shall be such as to permit the removal and replacement of individual contacts into their connector inserts with an MS27534 or MS27495 installing/removal tool. The contact locking device shall be contained in the rigid dielectric insert and shall so retain the contacts as to meet the contact retention requirements of this specification, see Figure 4. Inserts shall be secured to prevent rotation. All pin contact inserts shall have a resilient interface seal bonded to the front face in accordance with the applicable standards. Socket insert entry holes and pin "donut" rings shall conform to MIL-C-38999 Figure 5. Sealing to coaxial cable terminated to shielded contacts may be accomplished by means of separate resilient bushings. If separate resilient bushings are required, they shall be furnished with the connector.
- 6.4.4 Mating Seal. (3.4.3.3) Plugs and receptacles with pin inserts shall have a resilient face with individual pin barriers. The pin barrier projections shall seal in their respective lead-in chambers of the hard face socket insert. The resilient interfacial seal shall provide individual contact seals in the mated condition to ensure circuit isolations between

each contact and contact to shell. The plugs (Series IV) shall incorporate an 0-ring peripheral seal.

- 6.4.5 Shell (3.4.4) Shells, including mounting flanges, shall be one-piece construction and shall be designed to retain their inserts in one position, both axially and with respect to rotation, by mechanical means. Molding shall be used as the retention means for environment resisting connectors. The receptacle shells of crimp contact connectors shall have a blue color band in accordance with EIA RS-359, indicating a rear release contact retention system. The color band shall be located so that it is readily visible to any person servicing a mounted receptacle connector.
- 6.4.5.1 Spring Fingers. (3.4.4.1) Spring fingers shall be designed to make electrical contact with the mating shell without interfering with proper engagement. The spring shall be retained about the shell periphery. Minimum engagement of spring fingers shall be 0.040 (1.02mm) prior to contact engagement (Series IV).
- 6.4.5.2 <u>Jam-Nut Mounting Receptacles</u>. (3.4.4.2) Jam-nut mounting receptacles shall be provided with a mounting nut DoD-C-38999/28 Series IV, all with provisions for locking, and an "0" ring MS9021.
- 6.4.6 <u>Lubrication</u>. (3.4.6.4) The breech mechanism on Series IV connectors may be coated with a suitable dry film lubricant to MIL-L-46010 (non-graphite).
- 6.4.7 Plating. (3.4.8)
- 6.4.7.1 Contacts (Crimp). (3.4.8.1) The plating and the plating thickness on crimp contacts shall be as specified in MIL-C-39029.
- 6.4.7.2 <u>Shell and Accessory Hardware</u>. (3.4.8.2) Unless otherwise specified, the finish on the shells and accessory hardware shall be in accordance withe following designation:

Series IV, Class:

F - Electrically conductive electroless nickle conforming to MIL-C-26074, Class 3 or 4, followed by cadmium plate 0.0001 inch (0.003mm) minimum in accordance with QQ-P-416. Type II. Use of suitable underplate is permissible.

TABLE III. Contact engagement and separation forces.

Initial				After conditioning			
Mating end size	Minimum Maximum separation average engagement (ounces) force (ounces)		Maximum engagement force (ounces)	flinimum separation force (ounces)	Maximum average engagement force (ounces)	Maximum engagement force (ounces)	
	Minimum diameter Ms3197 pin	Maximum dinmeter MS3197 pin	Maximum diameter MS3197 pin	Minimum diameter MS3197 pin	Maximum diameter MS3197 pin	Maximum diameter MS3197 pin	
12	3	24	30	2.5	29	36	
16	2	24	30	1.5	29	36	
20	0.7	12	18	0.6	14	22	

- 6.4.8 Contact engagement and separation force. The contact engagement and separation force shall be within the applicable limits specified in Table III.
- 6.4.9 Thermal shock (all classes except hermetics). (3.8) When tested as specified in 4.7.4, there shall be no damage detrimental to the operation of the connector.
- 6.4.10 Coupling torque. (3.10) When tested as specified in 4.7.6, the coupling torque for mating and unmating of counterpart connectors shall meet the requirements of Table IV.

TABLE IV. Coupling torque. 1/

Shcll size	Maximum emgagement and disengagement		Minimum disengagement	
	Pound inch	Newton meters	Pound inch	Newton meters
25	40	4.6	5 -	0.6

^{1/} For Series IV connectors with spring fingers, an axial force as specified in Table III must be encountered prior to coupling torque during engagement, and following coupling torque upon disengagement.

6.4.11 <u>Durability</u>. (3.11) When tested as specified in 4.7.7, the connectors shall show no defects detrimental to the operation of the connectors and shall

meet the subsequent test requirements (see 4.4.3).

- 6.4.12 Altitude immersion (qualification only) (except hermetics). (3..2) When tested as specified in 4.7.8, the mated connector shall meet a minimum insulation resistance of 1,000 and the requirements of dielectric withstanding voltage as specified in (3.14) 50.17.13.
- 6.4.13 Insulation resistance. (3.13)
- 6.4.13.1 Insulation resistance at ambient temperature. (3.13.1) When tested as specified in 4.7.9.1, the insulation resistance between any pair of contacts and between any contact and the shell shall be greater than 5,000 megohms. Insulation resistance after altitude immersion shall be 1,000 megohms minimum. Insulation resistance after humidity shall be 100 megohms minimum.
- 6.4.13.2 Insulation resistance at elevated temperature. (3.13.2) When tested as specified in 4.7.9.2, the insulation resistance between any pair of contacts and between any contact and the shell shall be greater than 1,000 megohms for environment resisting class conectors.
- 6.4.14 Dielectric withstanding voltage. (3,14) When tested as specified in $4.7.1\overline{0.1}$, or $4.7.1\overline{0.2}$, connectors shall show no evidence of flashover or breakdown.
- 6.4.15 Insert retention. (3.15) When tested as specified in 4.7.11, unmated connectors (molded) shall retain their inserts in their proper location in the shell and there shall be no evidence of cracking, breaking separation from the shell, or loosening of parts.
- 6.4.16 Salt spray (corrosion). (3.16) When tested as specified in 4.7.12, unmated connectors shall show no exposure of base metal due to corrosion which will adversely affect performace.
- 6.4.17 Electrical engagement. (3.18) When tested as specified in 4.7.14, wired, mated connectors shall provide a minimum of electrical engagement for and (0.050 inch (1.27mm) Series IV.
- 6.4.18 External bending moment. (3.19) When tested as specified in 4.7.15, connectors shall show no evidence of damage detrimental to their normal operations nor shall there be any interuption of electrical continuity.
- 6.4.19 Contact retention. (3.23) When tested as specified in 4.7.19, the axial displacement of the contact shall not exceed 0.013 inch (0.30mm). No damage to contacts or inserts shall result.
- 6.4.20 Altitude-law temperature. When tested as specified in 4.7.20, the connectors shall meet the requirements of the dielectric withstanding voltage at sea level specified in (3.14) and insulation resistance at ambient temperature specified in (3.13.1).

- 6.4.21 <u>Vibration (qualification only)</u>. (3.26) When tested as specified in 4.7.22, there shall be no electrical discontinuity and there shall be no disengagement of the mated connectors, backing off of the coupling mechanism, evidence of cracking, breaking, or loosening of parts.
- 6.4.22 Shock. (3.27) When tested as specified in 4.7.23, there shall be no electrical discontinuity and there shall be no disengagement of mated connectors, evidence of cracking, breaking, or loosening of parts.
- 6.4.23 Shell-to-shell conductivity. (3.28) When tested as specified in 4.7.24, the probes shall not puncture or otherwise damage the connector finish and the maximum measured potential drop across assemblies shall be as follows:
 - a. Series IV with spring fingers:
 - 1. Class W 2.5 millivolt
- 6.4.24 <u>Humidity</u>. (3.29) When tested as specified in <u>4.7.25</u>, wired mated connectors shall show no deteriation which will adversely effect performance of connector. Following the test, insulation resistance shall be 100 megohms or greater.
- 6.4.25 Shell spring finger forces. (3.30) When tested as specified in 4.7.26, the forces necessary to engage and separate EMI plugs with recptacle shells shall be within the values specified in Table V.

TABLE V Shell spring finger forces.

	Axial force				
	Series IV				
	Maximum		Minimum		
Shell Size	Pounds	Newton	Pounds	Newton	
24/25	10	44.5	0.5	2.2	

- 6.4.26 Ozone exposure. (3.32) When tested as specified in 4.7.28, the connector shall show no evidence of a cracking of dielectric material or other damage due to ozone exposure that will adversely effect performance.
- 6.4.27 <u>Fluid immersion</u>. (3.33) When tested as specified in 4.7.29, connectors shall meet the requirements for coupling torque (3.10) and dielectric withstanding voltage (3.14).
- 6.4.28 Retention system fluid immersion. (3.33.1) When tested as specified

- in 4.7.29.1, the insert assemblies shall meet requirements of contact retention (3.23). Effects of the fluids on resilient sealing shall not be a consideration of this test.
- 6.4.29 Pin contact stability. (3.34) When tested as specified in $\frac{4.7.30}{\text{shall}}$, the total displacement of a reference point on the contact tip end $\frac{4.7.30}{\text{shall}}$ not exceed the amount shown in Table VI.

TABLE VI Pin contact stability.

Contact size	Total displacement		Fore	ce
	Inch	MIM	Pounds	Newton
20	0.054	1.37	0.55	2.4
16	0.075	1.91	1.10	4.9
12	0.075	1.91	1.10	4.9

- 6.4.30 Contact walkout. (3.35) When tested as specified in 4.7.31, contacts shall not become dislodged from their normal position.
- 6.4.31 Power contacts.
- 6.4.31.1 Temperature life. (3.37)
- 6.4.31.1.1 Temperature life with contact loading. (3.37.1) When tested as specified in 4.7.33.1, the contacts shall maintain their specified locations as shown on figure 1 and there shall be no electrical discontinuity.
- **6.4.31.1.2** Temperature life. (3.37.2) When tested as specified in 4.7.33.2, for 1,000 hours, connectors shall perform satisfactory and pass succeding tests in the qualification test sequence.
- 6.4.32 Electrolytic crosion (Series IV). (3.38) When tested as specified in 4.7.34, pin contact shall show no exposure of base metal due to electrolytic erosion. Corrosion deposits shall not be considered as defects.
- 6.4.33 Firewall. (3.39) Mated connectors shall prevent passing of a flame through the connector for at leasr 20 minutes when tested in accordance with 1.7.35. During this period there shall be no flame from outgassing or other causes on the end of the connector protected by the fireqall. The current specified in 4.7.35, shall be applied for the first five minutes without break in electrical continuity. During the next minute the connector shall deaw no more than 2 ampheres when a test potential of 100 to 125 Vac at 60 Hz is applied between adjacent contacts and between contacts and the shell. (Class K)
- 6.4.34 Coaxial and Fiber Optics Contacts. TBD

6.4.35 Marking. (3.43) Connectors and accessories shall be metal or ink stamped with the manufacture's name or trademark, date, code, and the following information, as applicable. Stamping shall be in accordance with MIL-STD-1285 where space permits. Metal stamping shall be accomplished before plating. The following examples are illustrative:

a. Identification.

D38999/40 W 25 31 P N
Specification Class Shell Insert Contact Polarization
sheet No. size arrangement style (Figures.1, 2, &3)
(A letter is required for all positions)

- b. Lot number 000010.
- 6.4.35.1 Contact location identification. (3.43.1) Contact locations shall be identified as indicated on Figure TBD and the applicable military standard. All positions shall be identified on the front and rear faces of the insert. except where space limitations make this impracticable. Location of contact identifying characters shall be in close proximity to the holes but need not be placed exactly where indicated on the standard.
- 6.4.36 Workmanship. (3.44) The connector shall be fabricated in a manner such that the criteria for apperance, fit and adherence to specified tolerances are observed. Particular attention shall be given to neatness and thoroughness of marking parts, plating, welding, soldering, riveting, stacking, and bonding. The connectors shall be free from crazing, cracks, voids, pimples, chips, blisters, pinholes, sharp cutting edges, burrs, and other defects that will effect life, serviceability or appearance.




Figure 1. Receptacle, Wall Mount (Crimp) (Pin Insert)

A-12




Figure 2. Receptable, Box (Crimp) (Socket Insert)
A-13

e designation of




Figure 3. Plug-Straight-Crimp, Pin & Socket

A-14




Figure 4. Receptable - Plug, Insert Detail (Style S&P)

Ada Programming Language

Because of space constraints in this Proceedings, the Ada Programming Language Reference Manual dated July 1980 has not been reproduced. If you are interested in obtaining a copy, send your requests to:

Chairman,
DoD Management Steering Committee
for Embedded Computer Resources
Room 2A318
The Pentagon
Washington, D.C. 20301

